MITSUBISHI

Mitsubishi Programmable Controller





MELSEC-Q/L **Programming Manual**

Common Instruction



SAFETY PRECAUTIONS

(Always read these cautions before using the product)

Before using this product, please read this manual and the related manuals introduced in this manual, and pay full attention to safety to handle the product correctly.

Please store this manual in a safe place and make it accessible when required. Always forward a copy of the manual to the end user.

CONDITIONS OF USE FOR THE PRODUCT

- (1) Mitsubishi programmable controller ("the PRODUCT") shall be used in conditions;
 - i) where any problem, fault or failure occurring in the PRODUCT, if any, shall not lead to any major or serious accident; and
 - ii) where the backup and fail-safe function are systematically or automatically provided outside of the PRODUCT for the case of any problem, fault or failure occurring in the PRODUCT.
- (2) The PRODUCT has been designed and manufactured for the purpose of being used in general industries.

MITSUBISHI SHALL HAVE NO RESPONSIBILITY OR LIABILITY (INCLUDING, BUT NOT LIMITED TO ANY AND ALL RESPONSIBILITY OR LIABILITY BASED ON CONTRACT, WARRANTY, TORT, PRODUCT LIABILITY) FOR ANY INJURY OR DEATH TO PERSONS OR LOSS OR DAMAGE TO PROPERTY CAUSED BY the PRODUCT THAT ARE OPERATED OR USED IN APPLICATION NOT INTENDED OR EXCLUDED BY INSTRUCTIONS, PRECAUTIONS, OR WARNING CONTAINED IN MITSUBISHI'S USER, INSTRUCTION AND/OR SAFETY MANUALS, TECHNICAL BULLETINS AND GUIDELINES FOR the PRODUCT. ("Prohibited Application")

Prohibited Applications include, but not limited to, the use of the PRODUCT in;

- Nuclear Power Plants and any other power plants operated by Power companies, and/or any
 other cases in which the public could be affected if any problem or fault occurs in the PRODUCT.
- Railway companies or Public service purposes, and/or any other cases in which establishment of a special quality assurance system is required by the Purchaser or End User.
- Aircraft or Aerospace, Medical applications, Train equipment, transport equipment such as Elevator and Escalator, Incineration and Fuel devices, Vehicles, Manned transportation, Equipment for Recreation and Amusement, and Safety devices, handling of Nuclear or Hazardous Materials or Chemicals, Mining and Drilling, and/or other applications where there is a significant risk of injury to the public or property.

REVISIONS

*The manual number is given on the bottom left of the back cover.

Print Date	*Manual Number	Revision
Dec., 2008	SH (NA)-080809ENG-A	First edition
Mar., 2009	SH (NA)-080809ENG-B	Partial corrections
		Section 3.3, 3.8, 5.1.3, 6.1.7, 6.2.14, 7.3.3, 7.11.18, 7.11.19, 7.12.1.5,12.7,
		7.12.11, 7.12.25, 7.12.26, 7.13.4, 7.13.5, 7.15.7, 7.15.8
Jul., 2009	SH (NA)-080809ENG-C	Revision because of function support by the Universal model QCPU having a
		serial number "11043" or later
		Partial corrections
		Section 2.1, 2.5.6, 2.5.18, 2.5.20, 7.6.9, 7.12.7, 7.12.11, 12.1.3, 12.1.4,
		APPENDIX 1.2, 1.3, 1.4.2, 3, 5.1
		Additions
		Section 2.5.16, 7.16, 7.18.10
		Modification
		Section 2.5.21 \rightarrow 2.5.22, Section 2.5.22 \rightarrow 2.5.21, Section 9.13 \rightarrow 7.6.10,
		Section 9.14 \rightarrow 7.6.1, Section 9.15 \rightarrow 7.16, Section 9.15.1 \rightarrow 7.16.1,
		Section 9.15.2 \rightarrow 7.16.2, Section 9.15.3 \rightarrow 7.16.3, Section 9.1 \rightarrow 7.18.9,
		Section 9.2 \rightarrow 7.18.11, Section 9.3 \rightarrow 7.18.12, Section 9.4 \rightarrow 7.18.13,
		Section 9.5 \rightarrow 7.18.14, Section 9.6 \rightarrow 7.18.15, Section 9.7 \rightarrow 7.18.16,
		Section 9.8 \rightarrow 7.18.17, Section 9.9 \rightarrow 7.18.18, Section 9.10 \rightarrow 7.18.19,
		Section 9.11 \rightarrow 9.1, Section 9.11.1 \rightarrow 9.1.1, Section 9.11.2 \rightarrow 9.1.2,
		Section 9.12 \rightarrow 9.2, Section 9.12.1 \rightarrow 9.2.1, Chapter 10 \rightarrow 11, Chapter 11 \rightarrow 10
Jan., 2010	SH (NA)-080809ENG-D	Model Additions
		L02CPU, L26CPU-BT
		Partial corrections
		SAFETY PRECAUTIONS, INTRODUCTION, MANUALS, Chapter 1, Section
		2.3.2, 2.4.1, 2.4.2, 2.4.3, 2.4.4, 2.5.1, 2.5.6, 2.5.18, 3.2.4, 3.3, 3.4, 3.5.1, 3.5.2,
		3.6, 3.8, 3.10, Chapter 4, 5, 6, 7, 8, 9, 10, 11, 12, APPENDIX 1.1, 2.1, 3, 4,
		INDEX, Warranty
		Additions
		CONDITIONS OF USE FOR THE PRODUCT, Section 2.6.1, 2.6.2, 2.7.1, 2.7.2,
		2.8.1, 2.9.1, 7.18.20, 7.18.21, APPENDIX 1.5
		Modification 0.5.00 0.7.00 iii 0.5.00 0.7.00 ii 0.5.00 0.7.00 ii 0.5.00 0.7.00 0.
		Section 2.5.19 \rightarrow 2.6, Section 2.5.20 \rightarrow 2.7, Section 2.5.21 \rightarrow 2.8,
Amr. 0040	OLL (NA) 0000005NO 5	Section 2.5.22 → 2.9 Revision because of function support by the Universal model QCPU having a
Apr., 2010	SH (NA)-080809ENG-E	serial number "12012" or later
		Model Additions
		Q50UDEHCPU, Q100UDEHCPU
		Partial corrections
		INTRODUCTION, MANUALS, Section 1.1, 1.2, 3.5.2, 7.6.10, 7.11.7, 7.14.3,
		7.18.2, 7.18.3, 7.18.9, 9.1.1, 8.2.1, 9.1, 12.1.3, 12.1.4, APPENDIX 1.4.1, 1.4.2,
		1.5.1, 1.5.2, 2, 3
	I	

*The manual number is given on the bottom left of the back cover.

Print Date	*Manual Number	Revision
Aug., 2010	SH (NA)-080809ENG-F	Revision because of function support by the Universal model QCPU having a
7 tag., 2010	OTT (IVI) GOOGGETVO T	serial number "12052" or later
		Partial corrections
		Section 6.2.11, 6.2.12, 6.3.15, 7.3.3, 7.3.5, 7.11.7, APPENDIX 1.2, 1.3, 1.4.1,
		1.4.2, 1.5.1, 1.5.2
Jan., 2011	SH (NA)-080809ENG-G	
Jan., 2011	011 (NA)-000003ENO-0	Section 2.1, 2.5.18, 3.6, 7.6.9, 7.6.10, 7.8.2, 7.10.2, 7.18.5, 8.1.1, 12.1.3, 12.1.4,
		12.1.6, 12.1.11, Appendix 1.4.1, Appendix 1.4.2, Appendix 1.5.1, Appendix 1.5.2,
		Appendix 3, Appendix 4
Apr., 2011	SH (NA)-080809ENG-H	
7,01., 2011	011 (11/1) 0000002110 11	number "13012" or later
Jul., 2011	SH (NA) 00000ENC I	Model Additions
Jul., 2011	SH (NA)-080809ENG-I	L02CPU-P, L26CPU-PBT
		Partial corrections
		INTRODUCTION, Section 1.2, 5.2.1, 5.2.4, 5.2.5, 7.18.9, 9.1, Appendix 1.5.1,
2		Appendix 1.5.2, Appendix 2.1.1
Oct., 2011	SH(NA)-080809ENG-J	Partial corrections
		INTRODUCTION, MANUALS, Section 1.2, 2.1, 2.4.3, 2.6.2, 3.3, 3.6, 6.4.4, 6.6.1,
		6.8.1, 6.8.2, 6.8.7, 7.6.10, 7.6.13, 7.8.1, 7.8.2, 7.9.1, 7.9.2, 7.10.1, 7.14.1, 7.14.2,
		7.18.4 to 7.18.14, 7.18.16, 7.18.18 to 7.18.20, 8.1.1, 8.2.1, 8.2.2, 9.1, 9.1.1, 9.2.1,
		10.1 to 10.3, 11.1, Appendix 1.4.2
	1	

Japanese Manual Version SH-080804-M

This manual confers no industrial property rights or any rights of any other kind, nor does it confer any patent licenses. Mitsubishi Electric Corporation cannot be held responsible for any problems involving industrial property rights which may occur as a result of using the contents noted in this manual.

INTRODUCTION

This document is the MELSEC-Q/L Programming Manual (Common Instructions). It describes the common instructions required for programming of the QCPU and LCPU.

 "Common instructions" are all instructions except for dedicated instructions for such intelligent function modules as QJ71C24N and QJ71E71-100; PID control instructions; SFC instructions; ST instructions; instructions for socket communication features; trigger logging instructions; and dedicated instructions for LCPU positioning/counter functionality.

Please read this manual and other relevant manuals carefully before using this product. Please familiarize yourself with the functions and performance of the Q series and L series sequencers in order to handle this product correctly.

When applying the program examples introduced in this manual to the actual system, ensure the applicability and confirm that it will not cause system control problems.

■ Relevant CPU module

CPU module	Model
Basic model QCPU	Q00JCPU, Q00CPU, Q01CPU
High Perfomance model QCPU	Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU
Process CPU	Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU
Redundant CPU	Q12PRHCPU, Q25PRHCPU
	Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU,
	Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU,
Universal model QCPU	Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU,
	Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU,
	Q100UDEHCPU
LCPU	L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT

CONTENTS

CONDITION REVISIONS INTRODUCT CONTENTS	S OF US	ONS SE FOR THE PRODUCT	. 2 . 3 . 5 . 6
CHAPTER 1	GENE	ERAL DESCRIPTION	20
1.1	Related	d Programming Manuals	. 20
1.2	Abbrev	iations and Generic Names	. 23
CHAPTER 2	! INSTE	RUCTION TABLES	25
2.1		of Instructions	
2.2	,,	Read Instruction Tables	
2.3		nce Instructions	
2.5	2.3.1	Contact instructions	
	2.3.2	Association instructions	
	2.3.3	Output instructions	
	2.3.4	Shift instructions	.31
	2.3.5	Master control instructions	.32
	2.3.6	Termination instructions	.32
	2.3.7	Other instructions	.32
2.4	Basic ir	nstructions	. 33
	2.4.1	Comparison operation instructions	.33
	2.4.2	Arithmetic operation instructions	.39
	2.4.3	Data conversion instructions	.44
	2.4.4	Data transfer instructions	.47
	2.4.5	Program branch instructions	.49
	2.4.6	Program execution control instructions	.49
	2.4.7	I/O refresh instructions	.49
	2.4.8	Other convenient instructions.	.50
2.5	Applica	ation Instructions	. 51
	2.5.1	Logical operation instructions.	.51
	2.5.2	Rotation instructions.	.53
	2.5.3	Shift instructions	.54
	2.5.4	Bit processing instructions	.56
	2.5.5	Data processing instructions	.56
	2.5.6	Structure creation instructions	.59
	2.5.7	Data table operation instructions	.61
	2.5.8	Buffer memory access instructions	.62
	2.5.9	Display instructions	.62
	2.5.10	Debugging and failure diagnosis instructions	
	2.5.11	Character string processing instructions	
	2.5.12	Special function instructions	
	2.5.13	Data control instructions	
	2.5.14	Switching instructions.	
	2 5 15	Clock instructions	72

		2.5.16	Expansion clock in	nstructions75	
		2.5.17	Program control in	nstructions76	
		2.5.18	Other instructions	76	
	2.6	Instruc	tions for Data Link	79	
		2.6.1	Instructions for Ne	etwork refresh	
		2.6.2	Instructions for Re	eading/Writing Routing Information79	
	2.7	Multiple	e CPU dedicated ir	nstruction	
		2.7.1	Instructions for Wr	riting to the CPU Shared Memory of Host CPU	
		2.7.2	Instructions for Re	eading from the CPU Shared Memory of Another CPU	
	2.8	Multiple	e CPU high-speed	transmission dedicated instruction	
		2.8.1	Instructions for Mu	ultiple CPU high-speed transmission	
	2.9	Redun	dant system instru	ctions (For Redundant CPU)	
		2.9.1	Instructions for Re	edundant system (For Redundant CPU)	
CHAP	TER :	3 CON	FIGURATION (OF INSTRUCTIONS 82	
		- ·			
	3.1	J		ons	
	3.2	Ū	J	83	
		3.2.1	· ·		
		3.2.2	• ,	is) data	
		3.2.3	-	d data (32 bits)	
		3.2.4	J	r data	
		3.2.5	· ·	tring data	
	3.3		·	91	
	3.4	Indirec	t Specification	100	
	3.5	Reduc	ing Instruction Prod	cessing Time	
		3.5.1	Subset Processing	g102	
		3.5.2	Operation process	sing with standard device registers (Z)	
			•	QCPU and LCPU only)	
	3.6	Cautio	ns on Programmin	g (Operation Errors)	
	3.7	Condit	ions for Execution	of Instructions	
	3.8	Counti	ng Step Number	110	
	3.9	Operat	tion when the OUT,	, SET/RST, or PLS/PLF Instructions Use the Same Device	
	3.10) Precau	utions for Use of Fil	le Registers	
CHAP	TER 4	4 HOW	TO READ INS	STRUCTIONS 122	
CHAP	TFR !	5 SFQI	JENCE INSTR	RUCTIONS 124	
011/11		o o L Q (<u> </u>		
	5.1			124	
		5.1.1	LD, LDI	Operation start	
			AND, ANI	Series connection	
			OR, ORI	Parallel connection	
		5.1.2	LDP, LDF	Pulse operation start	
			ANDP, ANDF	Pulse series connection	
			ORP, ORF	Pulse parallel connection	

	5.1.3	LDPI, LDFI	Pulse NOT operation start	128
		ANDPI, ANDFI	Pulse NOT series connection	128
		ORPI, ORFI	Pulse NOT parallel connection	128
5.2	Associ	ation Instructions		131
	5.2.1	ANB	Ladder block series connection	131
		ORB	Ladder block parallel connection	131
	5.2.2	MPS	Operation results push	132
		MRD	Operation results read	132
		MPP	Operation results pop	132
	5.2.3	INV	Operation results inversion	135
	5.2.4	MEP, MEF	Operation results conversion	136
	5.2.5	EGP, EGF	Pulse conversion of edge relay operation results	137
5.3	Output	Instructions		139
	5.3.1	OUT	Out (excluding timers, counters, and annunciators)	139
	5.3.2	OUT T	Low-speed timer	141
		OUTH T	High-speed timer	141
		OUT ST	Low-speed retentive timer	141
		OUTH ST	High-speed retentive timer	141
	5.3.3	OUT C	Counter	144
	5.3.4	OUT F	Annunciator output	146
	5.3.5	SET	Setting devices (excluding annunciators)	147
	5.3.6	RST	Resetting devices (excluding annunciators)	148
	5.3.7	SET F	Setting annunciators	150
		RST F	Resetting annunciators	150
	5.3.8	PLS	Leading edge output	152
		PLF	Trailing edge output	152
	5.3.9	FF	Bit device output inversion	154
	5.3.10	DELTA, DELTAP	Pulse conversion of direct output	155
5.4	Shift In	structions		157
	5.4.1	SFT, SFTP	Bit device shift	157
5.5	Master	Control Instructions		159
	5.5.1	MC	Setting the master control	
		MCR	Resetting the master control	
5.6	Termin	ation Instructions		
0.0	5.6.1	FEND	Main routine program end	
	5.6.2	END	Sequence program end	
5.7				
3.7	5.7.1	STOP	Sequence program stop	
	5.7.2	NOP, NOPLF, PAGE n	No operations	
	3.7.2	NOF, NOFEL, FAGE II	No operations	100
APTER 6	BASI	C INSTRUCTIONS		172
6.1	Compa	arison Operation Instruction	ons	172
	6.1.1	=, <>, >, <=, <, >=	BIN 16-bit data comparisons	172
	0.1.1			

	6.1.3	E=, E<>, E>, E<=, E<, E>=	Floating-point data comparisons (Single precision)	175
	6.1.4	ED=, ED<>, ED>, ED<=, ED<, ED>=	Floating-point data comparisons (Double precision)	177
	6.1.5	\$=, \$<>, \$>, \$<=, \$<, \$>=	Character string data comparisons	179
	6.1.6	$BKCMP \square$, $BKCMP \square P$	BIN 16-bit block data comparisons	182
	6.1.7	DBKCMP□,	BIN 32-bit block data comparisons	184
		DBKCMP P		
6.2	Arithme	etic Operation Instructions	i	188
	6.2.1	+, +P, -, -P	BIN 16-bit addition and subtraction operations	188
	6.2.2	D+, D+P, D-, D-P	BIN 32-bit addition and subtraction operations	191
	6.2.3	*, *P, /, /P	BIN 16-bit multiplication and division operations	194
	6.2.4	D*, D*P, D/, D/P	BIN 32-bit multiplication and division operations	196
	6.2.5	B+, B+P, B-, B-P	BCD 4-digit addition and subtraction operations	198
	6.2.6	DB+, DB+P, DB-, DB-P	BCD 8-digit addition and subtraction operations	201
	6.2.7	B*, B*P, B/, B/P	BCD 4-digit multiplication and division operations	204
	6.2.8	DB*, DB*P, DB/, DB/P	BCD 8-digit multiplication and division operations	206
	6.2.9	E+, E+P, E-, E-P	Addition and subtraction of floating-point data	
			(Single precision)	208
	6.2.10	ED+, ED+P, ED-, ED-P	Addition and subtraction of floating-point data	
			(Double precision)	212
	6.2.11	E*, E*P, E/, E/P	Multiplication and division of floating-point data	
			(Single precision)	216
	6.2.12	ED*, ED*P, ED/, ED/P	Multiplication and division of floating-point data	
			(Double precision)	218
	6.2.13	BK+, BK+P, BK-, BK-P	BIN 16-bit data block addition and subtraction operations 2	220
	6.2.14	DBK+, DBK+P, DBK-, DBK-P	BIN 32-bit data block addition and subtraction operations 2	222
	6.2.15	\$+, \$+P	Linking character strings	225
	6.2.16	INC, INCP	16-bit BIN data increment	228
		DEC, DECP	16-bit BIN data decrement	228
	6.2.17	DINC, DINCP	32-bit BIN data increment	229
		DDEC, DDECP	32-bit BIN data decrement	229
6.3	Data co	onversion instructions		231
	6.3.1	BCD, BCDP	Conversion from BIN data to BCD 4-digit data	231
		DBCD, DBCDP	Conversion from BIN data to BCD 8-digit data	231
	6.3.2	BIN, BINP	Conversion from BCD 4-digit data to BIN data	233
		DBIN, DBINP	Conversion from BCD 8-digit data to BIN data	233
	6.3.3	FLT, FLTP	Conversion from BIN 16-bit data to floating-point data	
			(Single precision)	235
		DFLT, DFLTP	Conversion from BIN 32-bit data to floating-point data	
			(Single precision)	235
	6.3.4	FLTD, FLTDP	Conversion from BIN 16-bit data to floating-point data	
			(Double precision)	237
		DFLTD, DFLTDP	Conversion from BIN 32-bit data to floating-point data	
			(Double precision)	237

	6.3.5	INT, INTP	Conversion from floating-point data to BIN 16-bit data	
			(Single precision)	238
		DINT, DINTP	Conversion from floating-point data to BIN 32-bit data	
			(Single precision)	238
	6.3.6	INTD, INTDP	Conversion from floating-point data to BIN 16-bit data	
			(Double precision)	240
		DINTD, DINTDP	Conversion from floating-point data to BIN 32-bit data	
			(Double precision)	240
	6.3.7	DBL, DBLP	Conversion from BIN 16-bit to BIN 32-bit data	242
	6.3.8	WORD, WORDP	Conversion from BIN 32-bit to BIN 16-bit data	243
	6.3.9	GRY, GRYP	Conversion from BIN 16-bit data to Gray code	244
		DGRY, DGRYP	Conversion from BIN 32-bit data to Gray code	244
	6.3.10	GBIN, GBINP	Conversion from Gray code to BIN 16-bit data	245
		DGBIN, DGBINP	Conversion from Gray code to BIN 32-bit data	245
	6.3.11	NEG, NEGP	Complement of 2 of BIN 16-bit data (sign inversion)	246
		DNEG, DNEGP	Complement of 2 of BIN 32-bit data (sign inversion)	246
	6.3.12	ENEG, ENEGP	Floating-point sign inversion (Single precision)	248
	6.3.13	EDNEG, EDNEGP	Floating-point sign inversion (Double precision)	249
	6.3.14	BKBCD, BKBCDP	Conversion from block BIN 16-bit data to BCD 4-digit data	250
	6.3.15	BKBIN, BKBINP	Conversion from block BCD 4-digit data to block BIN 16-bit	
			data	251
	6.3.16	ECON, ECONP	Conversion from Single precision to Double precision	253
	6.3.17	EDCON, EDCONP	Conversion from Double precision to Single precision	254
6.4	Data Tr	ransfer Instructions		. 256
	6.4.1	MOV, MOVP	16-bit data transfer	256
		DMOV, DMOVP	32-bit data transfer	256
	6.4.2	EMOV, EMOVP	Floating-point data transfer (Single precision)	257
	6.4.3	EDMOV, EDMOVP	Floating-point data transfer (Double precision)	258
	6.4.4	\$MOV, \$MOVP	Character string transfer	259
	6.4.5	CML, CMLP	16-bit data negation transfer	261
		DCML, DCMLP	32-bit data negation transfer	261
	6.4.6	BMOV, BMOVP	Block 16-bit data transfer	263
	6.4.7	FMOV, FMOVP	Identical 16-bit data block transfer	266
	6.4.8	DFMOV, DFMOVP	Identical 32-bit data block transfer	268
	6.4.9	XCH, XCHP	16-bit data exchanges	270
		DXCH, DXCHP	32-bit data exchanges	270
	6.4.10	BXCH, BXCHP	Block 16-bit data exchanges	271
	6.4.11	SWAP, SWAPP	Upper and lower byte exchanges	273
6.5	Prograi	m Branch Instructions		. 274
	6.5.1	CJ, SCJ, JMP	Pointer branch	274
	6.5.2	GOEND	Jump to END	
6.6			uctions	
2.0	6.6.1	DI	Interrupt disable	
		El	Interrupt enable	
		IMASK	Interrupt program mask	
	6.6.2	IRET	Recovery from interrupt programs	284

	6.7	I/O Ref	resh Instructions		285
		6.7.1	RFS, RFSP	I/O refresh	285
	6.8	Other C	Convenient Instructions		287
		6.8.1	UDCNT1	Counter 1-phase input up or down	287
		6.8.2	UDCNT2	Counter 2-phase input up or down	289
		6.8.3	TTMR	Teaching timer	291
		6.8.4	STMR	Special function timer	292
		6.8.5	ROTC	Rotary table shortest direction control	294
		6.8.6	RAMP	Ramp signal	
		6.8.7	SPD	Pulse density measurement	298
		6.8.8	PLSY	Fixed cycle pulse output	
		6.8.9	PWM	Pulse width modulation	
		6.8.10	MTR	Matrix input	302
				, , ,	
CHAPTE	ER 7	7 APPL	ICATION INSTRUC	TIONS	305
	7.1	Logical	oneration instructions		305
		7.1.1	WAND, WANDP	Logical products with 16-bit data	
			DAND, DANDP	Logical products with 32-bit data	
		7.1.2	BKAND, BKANDP	Block logical products	
		7.1.3	WOR, WORP	Logical sums of 16-bit data	
		7.1.0	DOR, DORP	Logical sums of 32-bit data	
		7.1.4	BKOR, BKORP	Block logical sum operations	
		7.1.5	WXOR, WXORP	16-bit exclusive OR operations	
		7.1.0	DXOR, DXORP	32-bit exclusive OR operations	
		7.1.6	BKXOR, BKXORP	Block exclusive OR operations	
		7.1.7	WXNR, WXNRP	16-bit data exclusive NOR operations	
		7.1.7	DXNR, DXNRP	32-bit data exclusive NOR operations	
		7.1.8	BKXNR, BKXNRP	Block exclusive NOR operations	
	7.2		·		
	1.2	7.2.1		PRight rotation of 16-bit data	
		7.2.1		Left rotation of 16-bit data	
		7.2.3	DRCRP	Right rotation of 32-bit data	335
		7.2.4	DROL, DROLP, DRCL,	Left rotation of 32-bit data	337
			DRCLP		
	7.3				
		7.3.1	SFR, SFRP	n-bit shift to right of 16-bit data	339
			SFL, SFLP	n-bit shift to left of 16-bit data	
		7.3.2	BSFR, BSFRP	1-bit shift to right of n-bit data	341
			BSFL, BSFLP	1-bit shift to left of n-bit data	341
		7.3.3	SFTBR, SFTBRP	n-bit shift to right of n-bit data	343
			SFTBL, SFTBLP	n-bit shift to left of n-bit data	
		7.3.4	DSFR, DSFRP	1-word shift to right of n-word data	345
			DSFL, DSFLP	1-word shift to left of n-word data	345
		7.3.5	SFTWR, SFTWRP	n-word shift to right of n-word data	346
			CETIAL CETIAL D	n word shift to left of n word data	246

7.4 Bit processing instructions				
	7.4.1	BSET, BSETP	Bit set for word devices	349
		BRST, BRSTP	Bit reset for word devices	349
	7.4.2	TEST, TESTP, DTEST,	Bit tests	350
		DTESTP		
	7.4.3	BKRST, BKRSTP	Batch reset of bit devices	352
7.5	Data p	rocessing instructions		354
	7.5.1	SER, SERP	16-bit data search	354
		DSER, DSERP	32-bit data search	354
	7.5.2	SUM, SUMP	16-bit data check	356
		DSUM, DSUMP	32-bit data check	356
	7.5.3	DECO, DECOP	Decoding from 8 to 256 bits	358
	7.5.4	ENCO, ENCOP	Encoding from 256 to 8 bits	359
	7.5.5	SEG, SEGP	7-segment decode	360
	7.5.6	DIS, DISP	4-bit dissociation of 16-bit data	362
	7.5.7	UNI, UNIP	4-bit linking of 16-bit data	363
	7.5.8	NDIS, NDISP	Dissociation of random data	365
		NUNI, NUNIP	Linking of random data	365
	7.5.9	WTOB, WTOBP	Data dissociation in byte units	
		BTOW, BTOWP	Data linking in byte units	
	7.5.10	MAX, MAXP	Maximum value search for 16-bit data	
		DMAX, DMAXP	Maximum value search for 32-bit data	371
	7.5.11	MIN, MINP	Minimum value search for 16-bit data	373
		DMIN, DMINP	Minimum value search for 32-bit data	373
	7.5.12	SORT	BIN 16 bit-data sort operations	375
		DSORT	BIN 32 bit-data sort operations	375
	7.5.13	WSUM, WSUMP	Calculation of totals for 16-bit data	378
	7.5.14	DWSUM, DWSUMP	Calculation of totals for 32-bit data	379
	7.5.15	MEAN, MEANP	Calculation of averages for 16-bit data	381
		DMEAN, DMEANP	Calculation of averages for 32-bit data	
7.6	Structu	re creation instructions		
	7.6.1	FOR, NEXT	FOR to NEXT instruction loop	
	7.6.2	BREAK, BREAKP	Forced end of FOR to NEXT instruction loop	
	7.6.3	CALL, CALLP	Subroutine program calls	
	7.6.4	RET	Return from subroutine programs	
	7.6.5	FCALL, FCALLP	Subroutine program output OFF calls	
	7.6.6	ECALL, ECALLP	Subroutine calls between program files	
	7.6.7	EFCALL, EFCALLP	Subroutine output OFF calls between program files	
	7.6.8	XCALL	Subroutine program calls	
	7.6.9	COM	Refresh	
	7.6.10	COM	Select refresh	
	7.6.11	CCOM, CCOMP	Select refresh	
	7.6.12	IX, IXEND	Index modification of entire ladder	
	7.6.13	IXDEV, IXSET	Designation of modification values in index modification	
		,	of entire ladders	416
7.7	Data T	able Operation Instruction	is	
	7.7.1	FIFW, FIFWP	Writing data to the data table	
			The state of the sale water than the sale sale sale sale sale sale sale sal	

	7.7.2	FIFR, FIFRP	Reading oldest data from tables	419
	7.7.3	FPOP, FPOPP	Reading newest data from data tables	421
	7.7.4	FDEL, FDELP	Deletion of data from data tables	423
		FINS, FINSP	Insertion of data in data tables	423
7.8	Buffer n	nemory access instruction	1	. 426
	7.8.1	FROM, FROMP	Reading 1-word data from the intelligent function module	426
		DFRO, DFROP	Reading 2-word data from the intelligent function module	426
	7.8.2	TO, TOP	Writing 1-word data to the intelligent function module	428
		DTO, DTOP	Writing 2-word data to the intelligent function module	428
7.9	Display	instructions		. 432
	7.9.1	PR	Print ASCII code	432
	7.9.2	PRC	Print comment	434
	7.9.3	LEDR	Error display and annunciator reset	437
7.10	Debugg	ing and failure diagnosis	instructions	. 440
	7.10.1	CHKST, CHK	Special format failure check	
	7.10.2	CHKCIR, CHKEND	Changing check format of CHK	444
7.11	Charact	ter string processing instri	uctions	. 447
	7.11.1	BINDA, BINDAP	Conversion from BIN 16-bit data to decimal ASCII	
		DBINDA, DBINDAP	Conversion from BIN 32-bit data to decimal ASCII	
	7.11.2	BINHA, BINHAP	Conversion from BIN 16-bit data to hexadecimal ASCII	
		DBINHA, DBINHAP	Conversion from BIN 32-bit data to hexadecimal ASCII	
	7.11.3	BCDDA, BCDDAP	Conversion from BCD 4-digit data to decimal ASCII data	
		DBCDDA, DBCDDAP	Conversion from BCD 8-digit data to decimal ASCII data	
	7.11.4	DABIN, DABINP	Conversion from decimal ASCII to BIN 16-bit data	
		DDABIN, DDABINP	Conversion from decimal ASCII to BIN 32-bit data	
	7.11.5	HABIN, HABINP	Conversion from hexadecimal ASCII to BIN 16-bit data	
	7.11.0	DHABIN, DHABINP	Conversion from hexadecimal ASCII to BIN 32-bit data	
	7.11.6	DABCD, DABCDP	Conversion from decimal ASCII to BCD 4-digit data	
	7.11.0	DDABCD, DDABCDP	Conversion from decimal ASCII to BCD 8-digit data	
	7.11.7	COMRD, COMRDP	Reading device comment data	
	7.11.8	LEN, LENP	Character string length detection	
	7.11.9	STR, STRP	Conversion from BIN 16-bit data to character string	
	7.11.5	DSTR, DSTRP	Conversion from BIN 32-bit data to character string	
	7.11.10	VAL, VALP	Conversion from character string to BIN 16-bit data	
	7.11.10	DVAL, DVALP	Conversion from character string to BIN 32-bit data	
	7.11.11	ESTR, ESTRP	Conversion from floating-point data to character string data	
		EVAL, EVALP	Conversion from character string to floating-point data	
		ASC, ASCP	Conversion from hexadecimal BIN to ASCII	
	7.11.13	HEX, HEXP	Conversion from ASCII to hexadecimal BIN	
		RIGHT, RIGHTP	Extracting character string data from the right	
	7.11.13	LEFT, LEFTP	Extracting character string data from the left	
	7.11.16	•		
	1.11.10	MIDR, MIDRP	Random selection from character strings	
	7 11 17	MIDW, MIDWP	Random replacement in character strings	
	7.11.17	INSTR, INSTRP	Character string search	
	7.11.18	STRINS, STRINSP	Insertion of character string	
	7.11.19	STRDEL, STRDELP	Deletion of character string	
	7.11.20	EMOD, EMODP	Floating-point data to BCD	496

	7.11.21	EREXP, EREXPP	From BCD format data to floating-point data
7.12	Special	function instructions	500
	7.12.1	SIN, SINP	SIN operation on floating-point data (Single precision) $\ \ldots \ .500$
	7.12.2	SIND, SINDP	SIN operation on floating-point data (Double precision) $\dots\dots.501$
	7.12.3	COS, COSP	COS operation on floating-point data (Single precision) $\ \ldots \ .503$
	7.12.4	COSD, COSDP	COS operation on floating-point data (Double precision) $\dots504$
	7.12.5	TAN, TANP	TAN operation on floating-point data (Single precision) $\ldots \ldots .506$
	7.12.6	TAND, TANDP	TAN operation on floating-point data (Double precision) $\ldots.508$
	7.12.7	ASIN, ASINP	Arc sine operation on floating-point data (Single precision) $\dots 509$
	7.12.8	ASIND, ASINDP	Arc sine operation on floating-point data (Double precision) $$ 511
	7.12.9	ACOS, ACOSP	Arc cosine operation on floating-point data (Single precision)
			513
	7.12.10	ACOSD, ACOSDP	Arc cosine operation on floating-point data (Double precision)
			514
	7.12.11	ATAN, ATANP	Arc tangent operation on floating-point data (Single precision)
			516
	7.12.12	ATAND, ATANDP	Arc tangent operation on floating-point data
			(Double precision)
	7.12.13	RAD, RADP	Conversion from floating-point angle to radian
			(Single precision)
	7.12.14	RADD, RADDP	Conversion from floating-point angle to radian
			(Double precision)
	7.12.15	DEG, DEGP	Conversion from floating-point radian to angle
			(Single precision)
	7.12.16	DEGD, DEGDP	Conversion from floating-point radian to angle
			(Double precision)
	7.12.17	POW, POWP	Exponentiation operation on floating-point data
			(Single precision)
	7.12.18	POWD, POWDP	Exponentiation operation on floating-point data
			(Double precision)
	7.12.19	SQR, SQRP	Square root operation for floating-point data
			(Single precision)
	7.12.20	SQRD, SQRDP	Square root operation for floating-point data
			(Double precision)
	7.12.21	EXP, EXPP	Exponent operation on floating-point data
			(Single precision)
	7.12.22	EXPD, EXPDP	Exponent operation on floating-point data
			(Double precision)
	7.12.23	LOG, LOGP	Natural logarithm operation on floating-point data
			(Single precision)
	7.12.24	LOGD, LOGDP	Natural logarithm operation on floating-point data
			(Double precision)
	7.12.25	LOG10, LOG10P	Common logarithm operation on floating-point data
			(Single precision)
	7.12.26	LOG10D, LOG10DP	Common logarithm operation on floating-point data
			(Double precision)
	7.12.27	RND, RNDP	Random number generation
		CDND CDNDD	Series undates 530

	7.12.28	BSQR, BSQRP	BCD 4-digit square roots	.540
		BDSQR, BDSQRP	BCD 8-digit square roots	.540
	7.12.29	BSIN, BSINP	BCD type SIN operation	.542
	7.12.30	BCOS, BCOSP	BCD type COS operations	.544
	7.12.31	BTAN, BTANP	BCD type TAN operation	.546
	7.12.32	BASIN, BASINP	BCD type arc sine operations	.547
	7.12.33	BACOS, BACOSP	BCD type arc cosine operation	.549
	7.12.34	BATAN, BATANP	BCD type arc tangent operations	.551
7.13	Data Co	ontrol Instructions		553
	7.13.1	LIMIT, LIMITP	Upper and lower limit controls for BIN 16-bit data	.553
		DLIMIT, DLIMITP	Upper and lower limit controls for BIN 32-bit data	.553
	7.13.2	BAND, BANDP	BIN 16-bit dead band controls	.555
		DBAND, DBANDP	BIN 32-bit dead band controls	.555
	7.13.3	ZONE, ZONEP	Zone control for BIN 16-bit data	.558
		DZONE, DZONEP	Zone control for BIN 32-bit data	.558
	7.13.4	SCL, SCLP, DSCL,	Scaling (Coordinate data by point)	.560
		DSCLP		
	7.13.5	SCL2, SCL2P, DSCL2,	Scaling (Coordinate data by X and Y)	.563
		DSCL2P		
7.14	File reg	ister switching instructions	S	566
	7.14.1	RSET, RSETP	Switching file register block numbers	.566
	7.14.2	QDRSET, QDRSETP	File setting for file register	.567
	7.14.3	QCDSET, QCDSETP	File setting for comments	.569
7.15	Clock in	nstructions		572
	7.15.1	DATERD, DATERDP	Reading clock data	.572
	7.15.2	DATEWR, DATEWRP	Writing clock data	.573
	7.15.3	DATE+, DATE+P	Clock data addition operation	.575
	7.15.4	DATE-, DATE-P	Clock data subtraction operation	
	7.15.5	SECOND, SECONDP	Time data conversion (from Hour/Minute/Second to Second)	
				.579
	7.15.6	HOUR, HOURP	Time data conversion (from Second to Hour/Minute/Second)	
				.580
	7.15.7	DT=, DT<>, DT>, DT<=,	Date comparison	.581
		DT<, DT>=		
	7.15.8	TM=, TM<>, TM>, TM<=,	Time comparison	.585
		TM<, TM>=		
7.16	Expans	ion Clock Instructions		589
	7.16.1	S.DATERD, SP.DATERD	Reading expansion clock data	.589
	7.16.2	S.DATE+, SP.DATE+	Expansion clock data addition operation	.591
	7.16.3	S.DATE-, SP.DATE-	Expansion clock data subtraction operation	.594
7.17	Progran	n control instructions	· · · · · · · · · · · · · · · · · · ·	597
	7.17.1	PSTOP, PSTOPP	Program standby	
	7.17.2	POFF, POFFP	Program output OFF standby	
	7.17.3	PSCAN, PSCANP	Program scan execution registration	
	7.17.4	PLOW, PLOWP	Program low speed execution registration	
	7 17 5	PCHK	Program execution status check	603

7.18	Other i	nstructions		605
	7.18.1	WDT, WDTP	Watchdog timer reset	605
	7.18.2	DUTY	Timing pulse generation	606
	7.18.3	TIMCHK	Time check	607
	7.18.4	ZRRDB, ZRRDBP	Direct 1-byte read from file register	608
	7.18.5	ZRWRB, ZRWRBP	File register direct 1-byte write	609
	7.18.6	ADRSET, ADRSETP	Indirect address read operations	611
	7.18.7	KEY	Numerical key input using keyboard	612
	7.18.8	ZPUSH, ZPUSHP	Batch save of index register	616
		ZPOP, ZPOPP	Batch recovery of index register	616
	7.18.9	UNIRD, UNIRDP	Reading module information	618
	7.18.10	TYPERD,TYPERDP	Reading module model name	622
	7.18.11	TRACE	Trace set	626
		TRACER	Trace reset	626
	7.18.12	SP.FWRITE	Writing data to designated file	628
	7.18.13	SP.FREAD	Reading data from designated file	638
	7.18.14	SP.DEVST	Writing data to standard ROM	649
	7.18.15	S.DEVLD, SP.DEVLD	Reading data from standard ROM	651
	7.18.16	PLOADP	Loading program from memory card	652
	7.18.17	PUNLOADP	Unloading program from program memory	654
	7.18.18	PSWAPP	Loading and unloading	656
	7.18.19	RBMOV, RBMOVP	High-speed block transfer of file register	658
	7.18.20	UMSG	User Message	662
CHAPTER 8	INST	RUCTIONS FOR D	ATA LINK	665
8.1	Networ	k refresh instructions		665
	8.1.1	S.ZCOM, SP.ZCOM	Refresh for the designated module	665
8.2	Readin	g/Writing Routing Information	ation	669
	8.2.1	S.RTREAD, SP.RTREAD	Reading routing information	669
	8.2.2	S.RTWRITE,	Registering routing information	670
		SP.RTWRITE		
) N/I II T		ATED INSTRUCTION	672
JOAPIERS				
9.1	_		nory of Host CPU	
	9.1.1	S.TO, SP.TO	Writing to host CPU shared memory	
	9.1.2	TO, TOP, DTO, DTOP	Writing to host CPU shared memory	676
9.2	Readin	g from the CPU Shared I	Memory of another CPU	680
	9.2.1	FROM, FROMP, DFRO,	Reading from other CPU shared memory	681
		DFROP		
CHAPTER 1		TIPLE CPU HIGH-	SPEED TRANSMISSION DEDICATED	686
		R, DP.DDWR	Writing Devices to Another CPU	
10.3	D.DDR	D, DP.DDRD	Reading Devices from Another CPU	699

CHAPTER 11 REDU	NDANT SYSTEM INSTRUCTIONS (For REDUNDANT (CPU) 703
11.1 SP.CONT	SW System Switching	703
APPENDICES		706
Appendix 1 OF	PERATION PROCESSING TIME	706
Appendix 1	1.1 Definition	706
Appendix 1	1.2 Operation Processing Time of Basic Model QCPU	
Appendix ²	1.3 Operation Processing Time of High Performance Model QCPU/Process	CPU/
	Redundant CPU	
Appendix 1	1.4 Operation Processing Time of Universal Model QCPU	746
Appen	dix 1.4.1 Subset instruction processing time	
Appen	dix 1.4.2 Processing time of instructions other than subset instruction	
Appendix 1	1.5 Operation Processing Time of LCPU	
Appen	dix 1.5.1 Subset instruction processing time	
Appen	dix 1.5.2 Processing time of instructions other than subset instruction	
Appendix 2 CF	U PERFORMANCE COMPARISON	826
Appendix 2	2.1 Comparison of Q, LCPU with AnNCPU, AnACPU, and AnUCPU	826
Appen	dix 2.1.1 Usable devices	
Appen	dix 2.1.2 I/O control mode	
Appen	dix 2.1.3 Data that can be used by instructions	
Appen	dix 2.1.4 Timer comparison	
Appen	dix 2.1.5 Comparison of counters	
Appen	dix 2.1.6 Comparison of display instructions	
Appen	dix 2.1.7 Instructions whose designation format has been changed	
	(Except dedicated instructions for AnACPU and AnUCPU)	
Appen	dix 2.1.8 AnACPU and AnUCPU dedicated instructions	
Appendix 3 AP	PLICATION PROGRAM EXAMPLES	833
Appendix 3	3.1 Concept of Programs which Perform Operations of a nth power of X, a r	nth root X
INDEX		834
INSTRUCTION INDI	ΞX	839
WARRANTY		843

MANUALS

To understand the main specifications, functions, and usage of the CPU module, refer to the basic manuals.

Read other manuals as well when using a different type of CPU module and its functions.

Order each manual as needed, referring to the following list.

The numbers in the "CPU module" and the respective modules are as follows.

Nunber	CPU module
1)	Basic model QCPU
2)	High Perfomance model QCPU
3)	Process CPU
4)	Redundant CPU
5)	Universal model QCPU
6)	LCPU

○:Basic manual. ■:Other CPU module manuals

Manual name	, -	ther CPU module manual CPU module					
< Manual number (model code) >	Description		2)	3)	4)	5)	6)
■ User's manual			I	I		I	
QCPU User's Manual (Hardware design, Maintenance and Inspection) < SH-080483ENG (13JR73) >	Specifications of the hardware (CPU modules, power supply modules, base units, extension cables, and memory cards), system maintenance and inspection, troubleshooting, and error codes	•	•	•	•	•	
QnUCPU User's Manual (Function Explanation, Program Fundamentals) < SH-080807ENG (13JZ27) >	Functions, methods, and devices for programming					•	
Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals) < SH-080808ENG (13JZ28) >	Functions, methods, and devices for programming	•	•	•	•		
QnUCPU User's Manual (Communication via Built-in Ethernet Port) < SH-080811ENG (13JZ29) >	Functions for the communication via built-in Ethernet port of the CPU module					0	
MELSEC-L CPU Module User's Manual (Hardware design, Maintenance and Inspection) < SH-080890ENG (13JRZ36) >	Specifications of the hardware (CPU modules, power supply modules, a branch module, an extension module, and memory cards), system maintenance and inspection, troubleshooting, and error codes						•
MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals) < SH-080889ENG (13JZ35) >	Functions, methods, and devices for programming						•
MELSEC-L CPU Module User's Manual (Built-In I/O Function) < SH-080892ENG (13JZ38) >	Built-in I/O Functionality of the CPU						0
MELSEC-L CPU Module User's Manual (Communication via Built-in Ethernet Port) < SH-080891ENG (13JZ37) >	Functions for the communication via built-in Ethernet port of the CPU module						0
MELSEC-L CPU Module User's Manual (Data Logging Function) < SH-080893ENG (13JZ39) >	Data Logging Functionality of the CPU Module						0

○:Basic manual, ●:Other CPU module manuals

Manual name	Description	CPU module					
< Manual number (model code) >	Description	1)	2)	3)	4)	5)	6)
■ Programming Manual							
MELSEC-Q /L Programming Manual (Common Instructions) < SH-080809ENG (13JW10) >	How to use sequence instructions, basic instructions, and application instructions	•	•	•	•	•	•
MELSEC-Q /L/QnA Programming Manual (SFC) < SH-080041 (13JF60) >	System configuration, performance specifications, functions, programming, debugging, and error codes for SFC (MELSAP3) programs	0	0	0	0	0	0
MELSEC-Q /L Programming Manual (MELSAP-L) < SH-080072 (13JC03) >	Programming methods, specifications, and functions for SFC (MELSAP-L) programs	0	0	0	0	0	0
MELSEC-Q /L Programming Manual (Structured Text) < SH-080366E (13JF68) >	Programming methods using structured languages	0	0	0	0	0	0
MELSEC-Q /L/QnA Programming Manual (PID Control Instructions) < SH-080040 (13JF59) >	Dedicated instructions for PID control	0	0		0	\circ	0
QnPH/QnPRHCPU Programming Manual (Process Control Instructions) < SH-080316E (13JF59) >	Describes the dedicated instructions for performing process control.			0	0		

Related Manuals

Manual name < Manual number (model code) >	Description
CC-Link IE Controller Network Reference Manual < SH-080668ENG (13JV16) >	Specifications, procedures and settings before system operation, parameter settings, programming, and troubleshooting of the CC-Link IE controller network module
MELSEC-Q CC-Link IE Field Network Master/Local Module User's Manual < SH-080917ENG (13JZ47) >	Specifications, procedures and settings before system operation, parameter settings, programming, and troubleshooting of the CC-Link IE field network module
MELSEC-L CC-Link IE Field Network Master/Local Module User's Manual SH-080972ENG (13JZ54) >	Specifications, procedures and settings before system operation, parameter settings, programming, and troubleshooting of the CC-Link IE field network
Q Corresponding MELSECNET/H Network System Reference Manual (PLC to PLC network) < SH-080049 (13JF92) >	Explains the specifications for a MELSECNET/H network system for PLC to PLC network. It explains the procedures and settings up to operation, setting the
Q Corresponding MELSECNET/H Network System Reference Manual (Remote I/O network) < SH-080124 (13JF96) >	Explains the specifications for a MELSECNET/H network system for remote I/O network. It explains the procedures and settings up to operation, setting the parameters, programming and troubleshooting.
Type MELSECNET, MELSECNET/B Data Link System Reference Manual < IB-66530 (13JF70) >	Describes the general concept, specifications, and part names and settings for MELSECNET (II) and MELSECNET/B.
Q Corresponding Ethernet Interface Module User's Manual (Application) < SH-080010 (13JF70) >	Describes various functions of the Ethernet module: e-mail function, PLC CPU status monitoring, communication via MELSECNET/H or MELSECNET/10 network system, communication using data link instructions, file transfer (using FTP) and other functions.

CHAPTER 1 GENERAL DESCRIPTION


This manual describes the common instructions required for programming of the QCPU and LCPU.

"Common instructions" are all instructions except for dedicated instructions for such intelligent function modules as QJ71C24N and QJ71E71-100; PID control instructions; SFC instructions; ST instructions; instructions for socket communication features; trigger logging instructions for the LCPU; and dedicated instructions for LCPU positioning/counter functionality.


1.1 Related Programming Manuals

Before reading this manual, check the functions, programming methods, devices and others that are necessary to create programs with the CPU in the manuals below:


- QnUCPU User's Manual (Function Explanation, Program Fundamentals)
- Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
- MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals)
- (1) Basic model QCPU




(2) High Performance model QCPU




(3) Process CPU



(4) Redundant CPU



(5) Universal model QCPU



1.2 Abbreviations and Generic Names

This manual uses the generic names and abbreviations shown below to refer to Q/L series CPU modules, unless otherwise specified.

 $^{\star}\square$ indicates a part of the model or version.

Generic term/Abbreviation	Description of Generic Name/Abbreviation
■ Series	Abbandation for Mitarbishi MELOFO O and a gray
Q series	Abbreviation for Mitsubishi MELSEC-Q series programmable controller
L series	Abbreviation for Mitsubishi MELSEC-L series programmable controller
■ CPU module type	
CPU module	Generic term for Basic model QCPU, High Performance model QCPU, Process CPU,
	Redundant CPU, Universal model QCPU and LCPU
Basic model QCPU	Generic term for Q00JCPU, Q00CPU and Q01CPU
High Performance model QCPU	Generic term for Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU
Process CPU	Generic term for Q02PHCPU, Q06PHCPU, Q12PHCPU and Q25PHCPU
Redundant CPU	Generic term for Q12PRHCPU and Q25PRHCPU
	Generic term for Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU,
Universal model QCPU	Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU,
oniversal model del e	Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU,
	Q50UDEHCPU and Q100UDEHCPU
■ CPU module model	
QnCPU	Generic term for Q00JCPU, Q00CPU, Q01CPU and Q02CPU
QnHCPU	Generic term for Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU
QnPHCPU	Generic term for Q02PHCPU, Q06PHCPU, Q12PHCPU and Q25PHCPU
QnPRHCPU	Generic term for Q12PRHCPU and Q25PRHCPU
	Generic temr for Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU,
QnUCPU	Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU,
QIIOCPO	Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU,
	Q50UDEHCPU and Q100UDEHCPU
O-11/D//11/CD11	Generic temr for Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU,
QnU(D)(H)CPU	Q13UDHCPU, Q20UDHCPU and Q26UDHCPU
0	Generic name for Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU,
QnUD(H)CPU	Q20UDHCPU and Q26UDHCPU
O-LIDE (LI) CDLL	Generic name for Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU,
QnUDE(H)CPU	Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU and Q100UDEHCPU
LCPU	Generic name for L02CPU, L26CPU-BT, L02CPU-P and L26CPU-PBT
■ Others	
Programing Tool	This is a generic name for GX Developer and GX Works2.
	Product name of Q/L series Corresponding SW ☐ D5C-GPPW-type GPP function software package
	☐ : Version of the software
GX Developer	Check the GX Developer versions that can be used for each CPU module in "System Configuration,"
	User's Manual (Hardware Design, Maintenance and Inspection).
	Product name of Q/L series Corresponding SW ☐ D5C-GXW2-type GPP function software package
	: Version of the software
GX Works2	
	Check the GX Works2 versions that can be used for each CPU module in "System Configuration,"
CC-Link IE	User's Manual (Hardware Design, Maintenance and Inspection). Generic term for the CC-Link IE controller network and the CC-Link IE field network.
MELSECNET/H	Abbreviation for MELSECNET/H network system
MELSECNET/10	Abbreviation for MELSECNET/10 network system
MELSECNET(II/,B)	Abbreviation for MELSECNET and MELSECNET/B data link system
Ethernet	Abbreviation for Ethernet network system
CC-Link	Abbreviation for Control & Communication Link
Intelligent function module device	Generic name for intelligent function module devices and special function module devices
	Generic term for Q33B, Q35B, Q38B and Q312B main base units on which CPU module (except
Q3□B	Q00JCPU), Q series power supply module, Q series I/O module, and intelligent function module can
	be mounted.

(Continued)

Generic Name/Abbreviation	Description of Generic Name/Abbreviation
	Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU
Q3□SB	(except Q00JCPU), High Performance model QCPU, slim type power supply module, Q series I/O
	module, and intelligent function module can be mounted.
	Other name for Q38RB redundant power supply main base unit on which CPU module (except
Q3□RB	Q00JCPU), redundant power supply module, Q series I/O module, and intelligent function module can
	be mounted.
	Generic term for the Q35DB, Q38DB and Q312DB type Multiple CPU high speed main base unit on
Q3□DB	which CPU module (except the Q00JCPU), Q series power supply module, Q series I/O module, and
	intelligent function module can be mounted.
OF CID	Generic term for Q52B and Q55B extension base unit on which the Q Series I/O and intelligent
Q5□B	function module can be mounted.
OO TO	Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q Series power supply
Q6□B	module, I/O module, intelligent function module can be mounted.
OOF DD	Other name for Q68RB redundant power supply extension base unit on whichredundant power supply
Q6□RB	module, Q series I/O module, and intelligent function module can be mounted.
OCCIMED.	Another term for Q65WRB extension base unit for redundant system on which redundant power supply
Q6□WRB	module, Q series I/O module, and intelligent function module can be mounted.
0.4405□D	Generic term for QA1S51B extension base unit on which AnS Series I/O module, special function
QA1S5□B	module can be mounted.
OA4CCED	Generic term for QA1S65B and QA1S68B extension base units on which AnS Series power supply
QA1S6□B	module, I/O module, special function module can be mounted.

CHAPTER 2 INSTRUCTION TABLES

2.1 Types of Instructions

The major types of CPU module instructions consist of sequence instructions, basic instructions, application instructions, data link instructions, QCPU instructions and redundant system instructions. These types of instructions are listed in the following Table.

Types of Instruction		Meaning	Reference Chapter
	Contact instruction	Operation start, series connection, parallel connection	
	Association instruction	Ladder block connection, store/read operation results, creation of pulses from operation results	
	Output instruction	Bit device output, pulse output, output reversal	
Sequence	Shift instruction	Bit device shift	
instruction	Master control instruction	Master control	CHAPTER 5
	Termination instruction	Program termination	
	Other instruction	Program stop, instructions such as no operation which do not fit in the above categories	
	Comparison operation instruction	Comparisons such as $=$, $>$, $<$	
	Arithmetic operation instruction	Addition, subtraction, multiplication or division of BIN or BCD	
Basic	BCD ← BIN conversion instruction	Conversion from BCD to BIN and from BIN to BCD	Page 172,
instruction	Data transfer instruction	Transmits designated data	CHAPTER 6
iiioti dottori	Program branch instruction	Program jumps	OHAI TERO
	Program run control instruction	Enables or inhibits interrupt programs	
	I/O refresh	Executes partial refresh	
	Other convenient instruction	Instructions for: Counter increment/decrement, teaching timer, special	
	Other convenient instruction	function timer, rotary table shortest direction control, etc.	
	Logical operation instruction	Logical operations such as logical sum, logical product, etc.	
	Rotation instruction	Rotation of designated data	
	Shift instruction	Shift of designated data	
	Bit processing instruction	Bit set and reset, bit test, batch reset of bit devices	
	Data processing instruction	16-bit data searches, data processing such as decoding and encoding	
	Structure creation instruction	Repeated operation, subroutine program calls, indexing in ladder units	
	Table operation instruction	Data table read/write	
Application	Buffer memory access instruction	Data read/write from/to an intelligent function module	Dogo 205
Application instruction	Display instruction	Print ASCII code, LED character display, etc.	Page 305, CHAPTER 7
Instruction	Debugging and failure diagnosis instruction	Check, status latch, sampling trace	CHAPTER /
	Character string processing instruction	Conversion between BIN/BCD and ASCII;conversion between BIN and character string; conversion between floating decimal point data and character strings, character string processing, etc.	
	Special function instruction	Trigonometric functions, conversion between angles and radians, exponential operations, automatic logarithms, square roots	
	Data control instruction	Upper and lower limit controls, dead band controls, zone controls	
	Switching instruction	File register block No. switches, designation of file registers and comment files	

Types of Instruction		Meaning	Reference Chapter	
	Clock instruction	Reading/writing of the values of year, month, day, hour, minute, second, and day of the week; addition/subtraction of the values of hour, minute, and second; conversion of the values of hour, minute, and second into second; comparison between the values of year, month, and day; and comparison between the values of hour, minute, and second		
Application instruction	Expansion clock instruction	Reading of the values of year, month, day, hour, minute, second, millisecond, and day of the week; addition/subtraction of the values of hour, minute, second, and millisecond	Page 305, CHAPTER 7	
	Program control instruction	Instructions to switch program execution conditions		
	Other instruction	Instructions that do not fit in the above categories, such as watchdog timer reset instructions and timing clock instructions		
Instruction	Link refresh instruction	Designated network refresh		
for Data Link	Routing information read/ write instruction	Reads, writes, and registers routing information	Page 665, CHAPTER 8	
Multiple CPU dedicated instruction	Multiple CPU dedicated instruction	Writing to host CPU shared memory, Reading from other CPU shared memory	Page 672, CHAPTER 9	
Multiple CPU high-speed transmission dedicated instruction	Multiple CPU device write/ read instruction	Writes/reads devices to/from another CPU.	Page 686, CHAPTER 10	
Redundant system instruction	Instruction for Redundant CPU	System switching	Page 703, CHAPTER 11	

2.2 How to Read Instruction Tables

The instruction tables found from Page 29, Section 2.3 to Page 51, Section 2.5 have been made according to the following format:


Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	+ +P	+ SDH	• (D)+(S)→(D)		3	•	Page 188
BIN 16-bit addition and	+ +P	- + S1 S2 D - +	• (S1)+(S2)→(D)	<u></u>	4	•	Page 189
subtraction open 1)	† 2)	- SD 1 3)	1 4)	† 5)	3 1 6)	1 7)	Page

Description

- 1)......Classifies instructions according to their application.
- 2).....Indicates the instruction symbol added to the instruction in a program.

Instruction code is built around the 16-bit instruction. The following notations are used to mark 32-bit instructions, instructions executed only at the leading edge of OFF to ON, real number instructions, and character string instructions:

• 32-bit instruction......The letter "D" is added to the first line of the instruction.



· Instructions executed only at the leading edge of OFF to ON

......The letter "P" is added to the end of the instruction.



· Real number instructions

......The letter "E" is added to the first line of the instruction.



· Character string instructions

......A dollar sign \$ is added to the first line of the instruction.

3).....Shows symbol diagram on the ladder.




Fig. 2.1 Symbol Diagram on the Ladder

Destination.....Indicates where data will be sent after operation.

Source..... Stores data prior to operation.

4).....Indicates the type of processing that is performed by individual instructions.




Fig. 2.2 Type of Processing Performed by Individual Instructions

5).....The details of conditions for the execution of individual instructions are as follows:

Symbol	Execution Condition
No symbol	Instruction executed under normal circumstances, with no regard to the ON/OFF status of conditions prior to
recorded	the instruction.
recorded	If the precondition is OFF, the instruction will conduct OFF processing.
	Executed during ON; instruction is executed only while the precondition is ON. If the preconditions is OFF, the
	instruction is not executed, and no processing is conducted.
	Executed once at ON; instruction executed only at leading edge when precondition goes from OFF to ON.
1 <u>f</u>	Following execution, instruction will not be executed and no processing conducted even if condition remains
_	ON.
	Executed during OFF; instruction is executed only while the precondition is OFF. If the precondition is ON, the
	instruction is not executed, and no processing is conducted.
	Executed once at OFF; instruction executed only at trailing edge when precondition goes from ON to OFF.
	Following execution, instruction will not be executed and no processing conducted even if condition remains
	OFF.

6).....Indicates the basic number of steps for individual instructions.

See Page 110, Section 3.8 for a description of the number of steps.

7).....The mark indicates instructions for which subset processing is possible.

See Page 102, Section 3.5 for details on subset processing.

8).....Indicates the page numbers where the individual instructions are explained.

2.3

Sequence Instructions

2.3.1 Contact instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	LD	$H \vdash$	Starts logic operation (Starts a contact logic operation)				
	LDI	HH	Starts logical NOT operation (Starts b contact logic operation)				
	AND	$\dashv\vdash$	Logical product (a contact series connection)		*1		Page
	ANI	+	Logical product NOT (b contact series connection)		-1		124
	OR	ЧН	Logical sum (a contact parallel connection)				
	ORI	L/H	Logical sum NOT (b contact parallel connection)				
	LDP	$\vdash \vdash \uparrow \vdash$	Starts leading edge pulse operation	-			
	LDF	⊢↓⊢	Starts trailing edge pulse operation				
Contact	ANDP	- ↑ -	Leading edge pulse series connection		*1	_	Page
	ANDF	- ↓ -	Trailing edge pulse series connection		'		126
	ORP	HI	Leading edge pulse parallel connection				
	ORF	+	Trailing edge pulse parallel connection				
	LDPI		Starts leading edge pulse NOT operation		3*2		
	LDFI		Starts trailing edge pulse NOT operation		3*2		
	ANDPI		Leading edge pulse NOT series connection	1	4*2		Page
	ANDFI	+	Trailing edge pulse NOT series connection		4*2		128
	ORPI		Leading edge pulse NOT parallel connection		4*2		
	ORFI		Trailing edge pulse NOT parallel connection		4*2		

*1: The number of steps may vary depending on the device being used.

Device	Number of Steps
Internal device, file register (R0 to R32767)	1
Direct access input (DX)	2
Devices other than above	3

*2: The number of steps may vary depending on the device and type of CPU module being used.

Device	Number of Steps
Internal device, file register (R0 to R32767)	1
Direct access input (DX)	1
Devices other than above	3

The number of steps may vary depending on the device being used.

Device	Number of Steps		
Internal device, file register (R0 to R32767)	Number of Basic Steps		
Serial number access format file register (ZR), Extended data register (D),	Number of Basic Steps +1		
Extended link register (W), Multiple CPU shared device (U3En\G10000)	Number of Basic Steps 11		
Direct access input (DX)	Number of Basic Steps +1		
Devices other than above	Number of Basic Steps +2		

2.3.2 Association instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	ANB		AND between logical blocks (Series connection between logical blocks)		1	_	Page
	ORB	[::::] ORB	OR between logical blocks (Series connection between logical blocks)		'		131
	MPS	— _	Memory storage of operation results				
	MRD	MRD MPP	Read of operation results stored with MPS instruction		1	-	Page 132
	MPP		Read and reset of operation results stored with MPS instruction				
Connection	INV	—	Inversion of operation result		1	-	Page 135
	MEP		Conversion of operation result to leading edge pulse		1		Page
	MEF	-+-	Conversion of operation result to trailing edge pulse		'	-	136
	EGP		Conversion of operation result to leading edge pulse (Stored at Vn)		1		Page
	EGF	V n	Conversion of operation result to trailing edge pulse (Stored at Vn)	;	*1	-	137

*1: The number of steps may vary depending on the device and type of CPU module being used.

	3
Component	Number of Basic Steps
High Performance model QCPU	
Process CPU	
Redundant CPU	1
Universal model QCPU	
LCPU	
Basic model QCPU	2

2.3.3 Output instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	OUT	\prec \prec	Device output		*1	-	Page 139 Page 141 Page 144 Page 146
	SET	- SET D	Sets device	(<u></u>	*1	-	Page 147 Page 150
Output	RST	- RST D	Resets device	(<u></u>	*1	-	Page 148 Page 150
	PLS	- PLS D	Generates 1 cycle program pulse at leading edge of input signal.		2	_	Page
	PLF	PLF D	Generates 1 cycle program pulse at trailing edge of input signal.	7_	2		152
	FF	-FF D	Reversal of device output		2	-	Page 154
	DELTA DELTAP	DELTA D D DELTAP D	Pulse conversion of direct output		2	-	Page 155

^{*1:} The number of steps may vary depending on the device being used. See description pages of individual instructions for number of steps.

2.3.4 Shift instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Shift	SFT	- SFT D-	• 1-bit shift of device		2	_	Page
Offine	SFTP	- SFTP D					157

^{*2:} The _____ execution condition applies only when an annunciator (F) is in use.

2.3.5 Master control instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Master	MC	- MC n D	Starts master control		2		Page
control	MCR	- MCR n	Resets master control		1		159

2.3.6 Termination instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Termination	FEND	FEND	Termination of main program		1		Page 163
Terrilliation	END	END	Termination of sequence program				Page 165

2.3.7 Other instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Stop	STOP	- STOP	 Terminates sequence operation after input condition has been met. Sequence program is executed by placing the RUN/STOP key switch back in the RUN position. 	7	1	-	Page 167
Ignored	NOP		Ignored (For program deletion or space)				
	NOPLF -	NOPLF	Ignored (To change pages during printouts)		1	-	Page 168
	PAGE	PAGE n	Ignored (Subsequent programs will be controlled from step 0 of page n)				

2.4 Basic instructions2.4.1 Comparison operation instructions

2.4.1 Comparison operation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	LD=	— = S1 S2	• Conductive status when (S1) $=$ (S2) • Non-conductive status when (S1) \neq (S2)		3	•	
	AND=	HH= S1 S2					
	OR=	= S1 S2					
	LD<>	<> S1 S2 + -					
	AND<>	HH<> S1 S2	• Conductive status when (S1) \neq (S2)		3	•	
	OR<>	<> S1 S2	• Non-conductive status when (S1) = (S2)				
	LD>	> S1 S2 +	• Conductive status when (S1) $>$ (S2) • Non-conductive status when (S1) \leq (S2) S1 S2 \vdash S1 S2 \vdash • Conductive status when (S1) \leq (S2)		3	•	Page 172
	AND>	 					
BIN 16-bit	OR>	> S1 S2					
comparisons	LD<=	├──<= S1 S2 H					
	AND<=	HH<= S1 S2			3	•	
	OR<=	<= S1 S2	Non-conductive status when (S1) > (S2)				
	LD<	< S1 S2 +	• Conductive status when (S1) $<$ (S2) • Non-conductive status when (S1) \geqq (S2)				
	AND<	HH< S1 S2		3	•		
	OR<						
	LD>= AND>=	>= S1 S2 + -	• Conductive status when (S1) \geq (S2) • Non-conductive status when (S1) $<$ (S2)				
					3	•	
	OR>=	>= S1 S2					

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	LDD=	D= S1 S2	 Conductive status when (S1+1, S1) = (S2+1, S2) Non-Conductive status when (S1+1, S1) ≠ (S2+1, S2) 		*1	•	
	ANDD=	HHD= S1 S2					
	ORD=	D = S1 S2					
	LDD<>	D<> S1 S2 H F	 Conductive status when (S1+1, S1) ≠ (S2+1, S2) Non-Conductive status when (S1+1, S1) = (S2+1, S2) 				
	ANDD<>	HHD<> S1 S2			*1	•	Page 173
	ORD<>	D<> S1 S2					
	LDD>	D> S1 S2 H	$ \begin{tabular}{ll} \bullet & Conductive status when \\ & (S1+1,S1) > (S2+1,S2) \\ \bullet & Non-Conductive status when \\ & (S1+1,S1) \leqq (S2+1,S2) \\ \hline \\ \bullet & Conductive status when \\ & (S1+1,S1) \leqq (S2+1,S2) \\ \bullet & Non-Conductive status when \\ & (S1+1,S1) > (S2+1,S2) \\ \hline \end{tabular} $		*1	•	
	ANDD>	HHD> S1 S2					
BIN 32-bit	ORD>	D> S1 S2					
comparisons	LDD<=	D<= S1 S2 H F					
	ANDD<=	HHD<= S1 S2-			*1	•	
	ORD<=	D<= S1 S2					
	LDD<	D< S1 S2 + -	Conductive status when (S1+1, S1) < (S2+1, S2) Non-Conductive status when (S1+1, S1) ≧ (S2+1, S2)				
	ANDD<	H H D < S1 S2		*1	•		
	ORD<	D< S1 S2					
	LDD>=	D>= S1 S2 + -	Conductive status when (S1+1, S1) ≧ (S2+1, S2) Non-Conductive status when (S1+1, S1) < (S2+1, S2)				
	ANDD>=	H ⊢ D >= S1 S2 —			*1	•)
	ORD>=	D>= S1 S2					

*1: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps	
High Performance model QCPU Process CPU Redundant CPU	 Word device: Internal device (except for file register ZR) Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no Indexing. Constant: No limitations 	5 Note 1)	
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	3 Note 2)	

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	LDE=	E= S1 S2 +	Conductive status when				
	ANDE=	HHE= S1 S2-	(S1+1, S1) = (S2+1, S2) • Non-Conductive status when		3	-	
	ORE=	E S1 S2	(S1+1, S1) ≠ (S2+1, S2)				
	LDE<>	E<> S1 S2 H H	Conductive status when				
	ANDE<>	HHE<> S1 S2	(S1+1, S1) ≠ (S2+1, S2)		3	-	
	ORE<>	E <> S1 S2	• Non-Conductive status when (S1+1, S1) = (S2+1, S2)				
	LDE>	E> S1 S2	Conductive status when (S1+1, S1) > (S2+1, S2) Non-Conductive status when				
Floating	ANDE>	HHE> S1 S2			3	-	
decimal point data	ORE>	E> S1 S2	(S1+1, S1) ≦ (S2+1, S2)				Page
comparisons (Single	LDE<=	E<= S1 S2 + F	Conductive status when				175
precision)	ANDE<=	HHE<= S1 S2	(S1+1, S1) ≦ (S2+1, S2) • Non-Conductive status when		3	_	
	ORE<=	E<= S1 S2	(S1+1, S1) > (S2+1, S2)				
	LDE<	E< S1 S2 + -	Conductive status when				
	ANDE<	H F E < S1 S2 -	(S1+1, S1) < (S2+1, S2)		3	-	
	ORE<	E< \$1 \$2	• Non-Conductive status when (S1+1, S1) ≧ (S2+1, S2)				
	LDE>=	E>= S1 S2 H F	Conductive status when				
	ANDE>=	H E>= S1 S2	$(S1+1, S1) \ge (S2+1, S2)$		3	-	
	ORE>=	E>= S1 S2	Non-Conductive status when (S1+1, S1) < (S2+1, S2)				

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	LDED=	S1 S2 +	Conductive status when				
	ANDED=	H H ED= S1 S2	(S1+3, S1+2, S1+1, S1) = (S2+3, S2+2, S2+1, S2)				
			• Non-Conductive status when		3	-	
	ORED=	ED= S1 S2	(S1+3, S1+2, S1+1, S1) ≠ (S2+3, S2+2, S2+1, S2)				
	LDED<>	ED <> S1 S2 H -	Conductive status when				
	ANDED<>		(S1+3, S1+2, S1+1, S1) ≠				
	ANDED<>	H H ED<> S1 S2	(S2+3, S2+2, S2+1, S2)		3	-	
	ODED	 	Non-Conductive status when				
	ORED<>	ED<> S1 S2	(S1+3, S1+2, S1+1, S1) = (S2+3, S2+2, S2+1, S2)				
	LDED>	ED> S1 S2 H	• Conductive status when - (S1+3, S1+2, S1+1, S1) >				
	LDLD	ED 31 32 1F					
	ANDED>	HH ED> S1 S2	(S2+3, S2+2, S2+1, S2)		3	_	
Floating	ORED>	H	Non-Conductive status when				
decimal		ED> S1 S2	(S1+3, S1+2, S1+1, S1) ≦				_
point data comparisons			(S2+3, S2+2, S2+1, S2) • Conductive status when				Page 177
(Double	LDED<=	ED<= S1 S2 H H	(S1+3, S1+2, S1+1, S1) ≦				
precision)	ANDED<=	HH ED<= S1 S2-	(S2+3, S2+2, S2+1, S2)				
			Non-Conductive status when		3	-	
	ORED<=	ED<= S1 S2	(S1+3, S1+2, S1+1, S1) >				
		LD \— 01 02	(S2+3, S2+2, S2+1, S2)				
	LDED<	ED < S1 S2 H H	Conductive status when				
	ANDED<	H FED< S1 S2	(S1+3, S1+2, S1+1, S1) < (S2+3, S2+2, S2+1, S2)		3	_	
			Non-Conductive status when				
	ORED<	ED< \$1 \$2	(S1+3, S1+2, S1+1, S1) ≧				
	LDED>-	ED> 04 00 11	(S2+3, S2+2, S2+1, S2) • Conductive status when				
	LDED>=	ED>= S1 S2 H H	(S1+3, S1+2, S1+1, S1) ≧				
	ANDED>=	H ⊢ ED>= S1 S2	(S2+3, S2+2, S2+1, S2)		2		
			Non-Conductive status when		3	-	
	ORED>=	ED>= S1 S2	(S1+3, S1+2, S1+1, S1) <				
			(S2+3, S2+2, S2+1, S2)				

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	LD\$=		Compares character string S1 and character string S2 one character at a time. *2				
	AND\$=	H ⊢ \$ = S1 S2	Conductive status when (character string S1)		3		
	OR\$=	\$= S1 S2	 = (character string S2) Non-Conductive status when (character string S1) ≠ (character string S2) 				
	LD\$<>		Compares character string S1 and character tring S2 and character at a time *2				
	AND\$<>		string S2 one character at a time. *2 • Conductive status when (character string S1)		3	_	
	OR\$<>	\$<> S1 S2	 # (character string S2) Non-Conductive status when (character string S1) = (character string S2) 				
	LD\$>		Compares character string S1 and character string S2 one character at a time. *2 Conductive status when (character string S1)				
	AND\$>			,			
Character	OR\$>		 > (character string S2) Non-Conductive status when (character string S1) ≤ (character string S2) 		3	-	Page
string data comparisons	LD\$<=	\$<= \$1 \$2 ⊣	Compares character string S1 and character				177
	AND\$<=	 	string S2 one character at a time. *2 • Conductive status when (character string S1)		3		
	OR\$<=	\$<= S1 S2	 ≦ (character string S2) Non-Conductive status when (character string S1) > (character string S2) 	3	-		
	LD\$<		Compares character string S1 and character string S2 one character at a time. *2				
	AND\$<		Conductive status when (character string S1)		3	_	
	OR\$<	\$< S1 S2	 < (character string S2) Non-Conductive status when (character string S1) ≥ (character string S2) 				
	LD\$>=		Compares character string S1 and character string S2 one character at a time. *2				
	AND\$>=		Conductive status when (character string S1)		3	_	
	OR\$>=	\$>= S1 S2	 ≧ (character string S2) Non-Conductive status when (character string S1) < (character string S2) 				

- *2: The conditions under which character string comparisons can be made are as shown below:
 - Match: All characters in the strings must match
 - Larger string: If character strings are different, determines the string with the largest number of character codes.

 If the lengths of the character strings are different, determines the longest character string.
 - Smaller string: If the character strings are different, determines the string with the smallest number of character codes.

 If the lengths of the character strings are different, determines the shortest character string.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	BKCMP=	-BKCMP= S1 S2 D n					
	BKCMP<>	-BKCMP<> S1 S2 D n					
	BKCMP>	-BKCMP> S1 S2 D n					
	BKCMP<=	-BKCMP<= S1 S2 D n	-				
DINI 16 hit	BKCMP<	- BKCMP< S1 S2 D n	 This instruction compares BIN 16-bit data stored in n-point devices starting from the 				
data BK0 comparisons	BKCMP>=	-BKCMP>= S1 S2 D n -	device specified by S1 with BIN 16-bit data stored in n-point devices starting		5	_	Page
	BKCMP=P	-BKCMP=P S1 S2 D n	from the device specified by S2, and then				182
	BKCMP<>P	-BKCMP<>P S1 S2 D n	stores the result into the nth device specified by (D) and up.				
	BKCMP>P	-BKCMP>P S1 S2 D n		★			
	BKCMP<=P	-BKCMP<=P S1 S2 D n					
	BKCMP <p< td=""><td>-BKCMP<p d="" n<="" s1="" s2="" td=""><td></td><td></td><td></td><td></td></p></td></p<>	-BKCMP <p d="" n<="" s1="" s2="" td=""><td></td><td></td><td></td><td></td></p>					
	BKCMP>=P	-BKCMP>=P S1 S2 D n					
	DBKCMP=	-DBKCMP= S1 S2 D n					
	DBKCMP<>	—DBKCMP<> S1 S2 D n					
	DBKCMP>	-DBKCMP> S1 S2 D n					
	DBKCMP<=	-DBKCMP<= S1 S2 D n					
DIN	DBKCMP<	-DBKCMP< S1 S2 D n	This instruction compares BIN 32-bit data stored in n-point devices starting from the				
BIN 32-bit block	DBKCMP>=	DBKCMP>= S1 S2 D n	device specified by S1 with BIN 32-bit data		_		Page
data comparisons	DBKCMP=P	-DBKCMP=P S1 S2 D n	stored in n-point devices starting from the device specified by a constant and S2, and		5	-	184
Compansons	DBKCMP<>P	—DBKCMP<>P S1 S2 D n	then stores the result into the nth device specified by (D) and up.				
	DBKCMP>P	-DBKCMP>P S1 S2 D n		_			
	DBKCMP<=P	—DBKCMP<=P S1 S2 D n —					
	DBKCMP <p< td=""><td>-DBKCMP<p d="" n<="" s1="" s2="" td=""><td></td><td></td><td></td><td></td><td></td></p></td></p<>	-DBKCMP <p d="" n<="" s1="" s2="" td=""><td></td><td></td><td></td><td></td><td></td></p>					
-	DBKCMP>=P	— DBKCMP>=P S1 S2 D n —					

2.4.2 Arithmetic operation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	+ +P	+ S D - +P S D -	• (D)+(S)→(D)		3	•	Page 188
BIN 16-bit addition and	+ +P	- + S1 S2 D +P S1 S2 D	• (S1)+(S2)→(D)		4	•	Page 189
subtraction operations	- -Р		• (D)-(S)→(D)		3	•	Page 188
	- -Р		• (S1)-(S2)→(D)		4	•	Page 189
	D+ D+P	— D+ S D — — D+P S D —	• (D+1, D)+(S+1, S)→(D+1, D)		*1	•	Page 191
BIN 32-bit addition and	D+ D+P	— D+ S1 S2 D — — D+P S1 S2 D —	• (S1+1, S1)+(S2+1, S2)→(D+1, D)		*2	•	Page 192
subtraction operations	D- D-P	D S D	• (D+1, D)-(S+1, S)→(D+1, D)		*1	•	Page 191
	D- D-P	- D- S1 S2 D- - D-P S1 S2 D-	• (S1+1, S1)-(S2+1, S2)→(D+1, D)		*2	•	Page 192
BIN 16-bit multiplication	* *P	- * S1 S2 D - - *P S1 S2 D -	• (S1) × (S2)→(D+1,D)		*3	•	Page
and division operations	/ /P	- / S1 S2 D - - /P S1 S2 D -	• (S1) / (S2) →Quotient(D), Remainder (D+1)		4*4	•	194
BIN 32-bit multiplication	D*	— D* S1 S2 D — — D*P S1 S2 D —	• (S1+1,S1) × (S2+1,S2)→(D+3,D+2,D+1,D)		4*4	•	Page
and division operations	D/P	- D/ S1 S2 D - D/P S1 S2 D -	• (S1+1, S1) / (S2+1, S2) → Quotient (D+1, D), Remainder (D+3, D+2)		4*4	•	196

*1: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	Word device: Internal device (except for file register ZR) Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. Constant: No limitations Devices other than above	5 Note 1)
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	3 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

*2: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
111 1 D (Word device: Internal device (except for file register ZR) Devices whose device Nee are multiples of 16 whose digit.	
High Performance model QCPU Process CPU	Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.	6 Note 1)
Redundant CPU	Constant: No limitations	
	Devices other than above	4 Note 2)
Basic model QCPU		4 Note 2)
Universal model QCPU LCPU	All devices that can be used	3 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

*3: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
	Word device: Internal device (except for file register ZR)	
OCPU	• Bit device: Devices whose device Nos. are multiples of 16, whose digit	2
QCPU	designation is K8, and which use no indexing.	3
LCPU	Constant: No limitations	
	Devices other than above	4 Note 1)

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

*4: The number of basic steps is three for the Universal model QCPU and LCPU only.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	B+ B+P	- B+ S D-	• (D)+(S)→(D)		3	•	Page 198
BCD 4-digit addition and	B+	- B+ S1 S2 D - - B+P S1 S2 D -	• (S1)+(S2)→(D)		4	-	Page 200
subtraction operations	B- B-P	- B- S D- - B-P S D-	• (D)-(S)→(D)		3	•	Page 198
	B- B-P	- B- S1 S2 D -	• (S1)-(S2)→(D)		4	-	Page 200
	DB+		• (D+1, D)+(S+1, S)→(D+1, D)		3	-	Page 201
BCD 8-digit	DB+	- DB+ S1 S2 D - OB+P S1 S2 D - OB+P	• (S1+1, S1)+(S2+1, S2)→(D+1, D)	1	4	-	Page 203
subtraction operations	DB-	- DB- P S D-	• (D+1, D)-(S+1, S)→(D+1, D)	1	3	-	Page 201
	DB-	- DB-P S1 S2 D -	• (S1+1, S1)-(S2+1, S2)→(D+1, D)		4	-	Page 203
BCD 4-digit multiplication	B* B*P	- B* S1 S2 D -	• (S1) × (S2)→(D+1,D)		4	•	Page
and division operations	B/	- B/ S1 S2 D - S1 S2 D -	• (S1) / (S2)→Quotient(D), Remainder (D+1)		4	•	204
BCD 8-digit multiplication	DB*	- DB* S1 S2 D - DB*P S1 S2 D -	• (S1+1,S1) × (S2+1,S2)→(D+3,D+2,D+1,D)		4	-	Page
and division operations	DB/P	- DB/ S1 S2 D - DB/P S1 S2 D -	• (S1+1, S1) / (S2+1, S2)→Quotient (D+1, D), Remainder (D+3, D+2)		4	•	206

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Floation	E+ E+P	— E+P S D—	• (D+1, D)+(S+1, S)→(D+1, D)	1	3	*6	Page 208
Floating decimal point data addition and	E+ E+P	- E+ S1 S2 D - E+P S1 S2 D -	• (S1+1, S1)+(S2+1, S2)→(D+1, D)		4 *5	*6	Page 210
subtraction operations (Single	E-P	- E- S D - E-P S D -	• (D+1, D)-(S+1, S)→(D+1, D)	1	3	*6	Page 208
precision)	E-P	- E-P S1 S2 D -	• (S1+1, S1)-(S2+1, S2)→(D+1, D)		4 *5	*6	Page 210
	ED+P	- ED+ S D -	• (D+3, D+2, D+1, D)+(S+3, S+2, S+1, S) →(D+3, D+2, D+1, D)		3	•	Page 212
Floating decimal point data	ED+P	- ED+ S1 S2 D - ED+P S1 S2 D -	• (S1+3, S1+2, S1+1, S1)+ (S2+3, S2+2, S2+1, S2)→ (D+3, D+2, D+1, D)		4	•	Page 214
addition and subtraction operations (Double	ED-P	— ED— S D—	• (D+3, D+2, D+1, D)-(S+3, S+2, S+1, S) → (D+3, D+2, D+1, D)		3	•	Page 212
precision)	ED-P	- ED-P S1 S2 D -	• (S1+3, S1+2, S1+1, S1)- (S2+3, S2+2, S2+1, S2)→ (D+3, D+2, D+1, D)		4	•	Page 214
Floating decimal point data	E*	- E* S1 S2 D -	• (S1+1,S1) × (S2+1,S2)→(D+1,D)	<u></u>	3	*6	
multiplication and division operations	E*P	- E*P S1 S2 D - E/ S1 S2 D -					Page 216
(Single precision)	E/P	- E/P S1 S2 D -	• (S1+1, S1) / (S2+1, S2)→Quotient (D+1, D)		4	*6	
Floating decimal point data	ED*	- ED* S1 S2 D - ED*P S1 S2 D -	• (S1+3,S1+2,S1+1,S1) × (S2+3,S2+2,S2+1,S2)→ (D+3,D+2,D+1,D)		4	*6	Dogo
multiplication and division operations (Double	ED/P	- ED/P S1 S2 D -	• (S1+3, S1+2, S1+1, S1) / (S2+3, S2+2, S2+1, S2)→ Quotient (D+3, D+2, D+1, D)		4	*6	Page 218
precision)	The number		Injuryal model OCPI Land LCPI Lonly				

^{*5:} The number of basic steps is three for the Universal model QCPU and LCPU only.

^{*6:} The subset is effective only with Universal model QCPU and LCPU.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BIN 16-bit data block	BK+	BK+ S1 S2 D n —	This instruction adds BIN 16-bit data stored in n-point devices starting from the device specified by (S1) to the n-point data stored in the devices starting from the device specified by (S2) in batch.		5	-	Page
addition and subtraction operations	BK-P	- BK- S1 S2 D n - BK-P S1 S2 D n -	This instruction substracts BIN 16-bit data stored in the n-point devices starting from the devices specified by (S2) from BIN 16-bit data stored in n-point devices starting from the device specified by (S1) in batch.		5	-	220
BIN 32-bit data block	DBK+	- DBK+ S1 S2 D n - DBK+P S1 S2 D n -	Adds BIN 32-bit data stored in the n-point devices starting from the device specified by (S1) and a constant to BIN 32-bit data stored in the n-point devices starting from the device specified by (S2) and stores the result into the nth device specified by (D) and up.		5	-	
addition and subtraction operations	DBK-	- DBK- S1 S2 D n - DBK-P S1 S2 D n -	Subtracts BIN 32-bit data stored in the n-point devices starting from the device specified by (S2) or a constant from BIN 32-bit data stored in n-point devices starting from the device specified by (S1) and stores the operation result into the nth device specified by (D) and up.		5	-	Page 222
Character	\$+ \$+P	- \$+ S D \$+P S D -	Links character string designated with (S) to character string designated with (D), and stores the result from (D) onward.		3	-	Page 225
string data Connection	\$+ \$+P	- \$+ S1 S2 D -	Links character string designated with (S2) to character string designated with (S1), and stores the result from (D) onward.		4	-	Page 226
	INC INCP	- INC D -	• (D)+1→(D)	<u></u>	2	•	Page 228
BIN data	DINC	DINC D	• (D+1, D)+1→(D+1, D)		*7	•	Page 229
increment	DEC DECP		• (D)-1→(D)	<u></u>	2	•	Page 228
	DDEC DDECP	DDECP D	• (D+1, D)-1→(D+1, D)	<u> </u>	*7	•	Page 229

7: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	Word device: Internal device (except for file register ZR) Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. Constant: No limitations Devices other than above	3 Note 1)
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	2 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

2.4.3 Data conversion instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	BCD	BCD S D	BCD conversions · (S) →(D)		3	•	
BCD	BCDP	BCDP S D	· (S) — (D) BIN (0 to 9999)	<u></u>	*1		Page
conversions	DBCD	- DBCD S D	BCD conversions · (S+1, S) → (D+1, D)		3		231
	DBCDP	- DBCDP S D	BIN (0 to 9999999)		*1		
BIN	BIN	BIN S D	BIN conversions · (S)		3		
	BINP	BINP S D	· (<u>S</u>)		*1		Page
conversions	DBIN	- DBIN S D-	BIN conversions · (S+1, S) — (D+1, D)		3		233
	DBINP	- DBINP S D	BCD (0 to 9999999)		*1		
BIN	FLT	- FLT S D	Conversion to real number · (S) →(D+1, D)		3	•	
↓ Floating point	FLTP	- FLTP S D	· (<u>S</u>) → (D+1, D) ↑ BIN(-32768 to 32767)	<u> </u>	*1	*2	Page
conversions (Single	DFLT	- DFLT SD-	Conversion to real number · (S+1, S) → (D+1, D)		3	•	235
precision)	DFLTP	- DFLTP S D	BIN(-2147483648 to 2147483647)		*1	*2	
BIN	FLTD	- FLTD S D	Conversion to real number · (S) • (D+3, D+2, D+1, D)		4	•	
↓ Floating point	FLTDP	- FLTDP S D	· (<u>S</u>) → (D+3, D+2, D+1, D) BIN(-32768 to 32767)			*2	Page
conversions (Double	DFLTD	DFLTD S D	Conversion to real number $\cdot (S+1, S) \xrightarrow{\bullet} (D+3, D+2, D+1, D)$		4	•	237
precision)	DFLTDP	- DFLTDP S D	BIN(-2147483648 to 2147483647)		7	*2	

^{*1:} The number of basic steps is two for the Universal model QCPU and LCPU only.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

^{*2:} The subset is effective only with Universal model QCPU and LCPU.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Floating point	INT	- INT SD-	Conversion to BIN · (S+1, S) →(D)		3	•	
↓ BIN	INTP	- INTP S D	Real number (-32768 to 32767)	<u> </u>	*1	*2	Page
conversions (Single	DINT	- DINT SD-	Conversion to BIN · (S+1, S) → (D+1, D)		3	•	238
precision)	DINTP	- DINTP S D	Real number (-2147483648 to 2147483647)		*1	*2	
Floating point	INTD	- INTD SD-	Conversion to BIN · (S+3, S+2, S+1, S) → (D)		3	•	
↓ BIN	INTDP	- INTDP SD-	Real number (-32768 to 32767)				Page
conversions (Double	DINTD	- DINTD S D	Conversion to BIN $(\underline{S+3}, \underline{S+2}, \underline{S+1}, \underline{S}) \longrightarrow (\underline{D+1}, \underline{D})$		3	•	240
precision)	DINTDP	- DINTDP S D	Real number (-2147483648 to 2147483647)			*2	
BIN	DBL	- DBL S D	· (S) Conversion (D+1, D)		3		Page
16-bit	DBLP	- DBLP S D	BIN (-32768 to 32767)			-	242
32-bit	WORD	- WORD SD-	Conversion · (S+1, S) →(D)		3	_	Page
conversion	WORDP	- WORDP S D	BIN (-32768 to 32767)				243
DIN	GRY	- GRY S D	Conversion to gray code · (S)		3	_	
BIN ↓	GRYP	- GRYP S D	· (S) → (D) BIN (-32768 to 32767)		Ü		Page
Gray code conversions	DGRY	- DGRY S D	Conversion to gray code · (S+1, S) → (D+1, D)		3		244
	DGRYP	- DGRYP S D	♣—BIN (-2147483648 to 2147483647)				
	GBIN	- GBIN S D	Conversion to BIN data · (S) →(D)		3		
Gray code ↓	GBINP	- GBINP S D	(S) → (D)		3	-	Page
BIN conversions	DGBIN	- DGBIN S D	Conversion to BIN data · (S+1, S) → (D+1, D)		3		245
33	DGBINP	- DGBINP S D	Gray code (-2147483648 to 2147483647)		٥	-	

^{*1:} The number of basic steps is two for the Universal model QCPU and LCPU only.

^{*2:} The subset is effective only with Universal model QCPU and LCPU.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	NEG	- NEG D	· (<u>D</u>) → (D)		2	-	
	NEGP	- NEGP D	[‡] —BIN data		_		Page
	DNEG	- DNEG D	· (<u>D+1, D)</u>		2	_	246
Complement	DNEGP	- DNEGP D	[♣] —BIN data		_	_	
to 2	ENEG	- ENEG D	· (<u>D+1, D</u>)(D+1, D)		2		Page
	ENEGP	- ENEGP D	Real number data		_	-	248
	EDNEG	- EDNEG D	· (D+3, D+2, D+1, D) → (D+3, D+2, D+1, D)		3		Page
	EDNEGP	- EDNEGP D	Real number data		3	-	249
	BKBCD	- BKBCD S D n	Batch converts BIN data n points from (S) to BCD data and stores the result from (D)		4		Page
Block	BKBCDP	- BKBCDP S D n	onward.		7	_	250
conversion	BKBIN	- BKBIN S D n	Batch converts BCD data n points from (S) to BIN data and stores the result from (D)		4	_	Page
	BKBINP	- BKBINP S D n	onward.	4	•		251
Floating-point Single precision	ECON	- ECON S D	Conversion to double precision · (S+1, S) →(D+3, D+2, D+1, D)		3		Page
↓ Double precision	ECONP	- ECONP S D	32-bit floating-point real number		3	-	253
Floating-point Double precision	EDCON	- EDCON S D	Conversion to single precision		2		Page
↓ Single precision	EDCONP	- EDCONP S D	· (S+3, S+2, S+1, S) (D+1, D) 64-bit floating-point real number		3	-	254

2.4.4 Data transfer instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
16-bit data transfer	MOVP	MOV	·(S)		. *1	•	Page
32-bit data transfer	DMOVP	- DMOV S D - DMOVP S D -	· (S+1,S)		*2	•	256
Floating decimal point data transfer (Single	EMOVP	- EMOV SD-	· (S+1, S) — → (D+1, D) Real number data		*2	*3	Page 257
Floating decimal point data transfer (Double	EDMOVP	- EDMOV S D -	· (S+3, S+2, S+1, S)→(D+3, D+2, D+1, D) Real number data		. 2	*3	Page 258
precision) Character string data transfer	\$MOV \$MOVP	- \$MOV S D - \$MOVP S D -	Transfers character string designated by (S) to device designated by (D) onward.		3	-	Page 259
16-bit data negation transfer	CML CMLP	- CML S D - CMLP S D -	· (S) → (D)		. *1	•	Page
32-bit data negation transfer	DCML DCMLP	- DCML S D - DCMLP S D -	· (S+1,S) — ► (D+1,D)	<u></u>	. *2	•	261
Block transfer	BMOV BMOVP	- BMOV S D n - BMOVP S D n -	(S) (D) n	<u></u>	4	•	Page 263
Identical 16- bit data block transfers	FMOVP	- FMOV S D n - FMOVP S D n -	(S)		4	•	Page
Identical 32- bit data block transfers	DFMOV DFMOVP		(S+1,S) (D+1,D)	<u></u>	4	•	266
16-bit data exchange	XCH XCHP	- XCH D1 D2 - XCHP D1 D2 -	· (D1) ← → (D2)	<u></u>	3	•	Page
32-bit data exchange	DXCH DXCHP	- DXCH D1 D2 - DXCHP D1 D2 -	· (D1+1,D1) < ► (D2+1,D2)	<u></u>	3	•	268

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Block data	BXCH	BXCH S D n	(S) (D)		4	-	Page
exchange	BXCHP	BXCHP S D n	n				271
Exchange of upper and lower bytes	SWAP	- SWAP D	(S) 8 bits 8 bits		3	-	Page
	SWAPP	- SWAPP D	b15 to b8 b7 to b0 (D) 8 bits 8 bits		3		273

*1: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
	Word device: Internal device (except for file register ZR)	
QCPU LCPU	Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K4, and which use no indexing.	2
	Constant: No limitations	
	Devices other than above	3 Note 1)

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

*2: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	Word device: Internal device (except for file register ZR) Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. Constant: No limitations	3
	Devices other than above	3 Note 1)
Basic model QCPU	Word device: Internal device (except for file register ZR) Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. Constant: No limitations (The number of steps is 3 when the above device + constant are used.) Devices other than above	2 3 Note 1)
Universal model QCPU LCPU	All devices that can be used	2 Note 1)

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

*3: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
QCPU LCPU	Word device: Internal device (except for file register ZR) Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K4, and which use no indexing. Constant: No limitations	2
	Devices other than above	3 Note 1)

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

2.4.5 Program branch instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	CJ	- CJ Pn-	 Jumps to Pn when input conditions are met. 		2	•	
Jump	SCJ	- SCJ Pn-	 Jumps to Pn from the scan after the meeting of input condition. 		2	•	Page 274
, r	JMP	JMP Pn	Jumps unconditionally to Pn.		2		
	GOEND	GOEND	 Jumps to END instruction when input condition is met. 		1	-	Page 277

2.4.6 Program execution control instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Disable interrupts	DI	— DI	Prohibits the running of an interrupt program.		1	-	
Enable interrupts	EI	- EI	Resets interrupt program execution prohibition.		1	-	Page
Interrupt disable/ enable setting	IMASK	- IMASK S	Inhibits or permits interrupts for each interrupt program.		2	-	278
Return	IRET	- IRET	Returns to sequence program from an interrupt program.		1	-	Page 284

2.4.7 I/O refresh instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
I/O Refresh	RFS	- RFS S n -	Refreshes the relevant I/O area during scan.		3	_	Page
no nenesn	RFSP	- RFSP S n	Tremeshes the relevant no died during sean.				285

2.4.8 Other convenient instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Up/Down	UDCNT1	UDCNT1 SD n	(S)+0		4	- 1	Page 287
counter	UDCNT2	UDCNT2 S D n	(s)+0 (s)+1		4	-	Page 289
Teaching timer	TTMR	- TTMR D n	• (Time that TTMR is ON)×n → (D) n=0:1, n=1:10, n=2:100		3	-	Page 291
Special timer	STMR	- STMR S n D	The 4 points from the bit device designated by (D) operate as shown below, depending on the ON/OFF status of the input conditions for the STMR instruction: (D)+0: Off delay timer output (D)+1: One shot after off timer output (D)+2: One shot after on timer output (D)+3: On delay and off delay timer output		3	-	Page 292
Shortest direction control	ROTC	- ROTC S n1 n2 D	Rotates a rotary table with n1 divisions from the stop position to the position designated by (S+1) in the shortest direction.		5	1	Page 294
Ramp signal	RAMP	RAMP n1 n2 D1 n3 D2	Changes device data designated by D1 from n1 to n2 in n3 scans.		6	-	Page 296
Pulse density	SPD	-SPD S n D-	Counts the pulse input from the device designated by (S) for the duration of time designated by n, and stores the count in the device designated by (D).		4	1	Page 298
Pulse output	PLSY	- PLSY n1 n2 D	• (n1)Hz → (D) Output n2 times		4	-	Page 300
Pulse width modulation	PWM	- PWM n1 n2 D -	n1 n2 (D)	Л	4	-	Page 301
Matrix input	MTR	- MTR S D1 D2 n -	 Reads data of 16 points × n rows from the devices starting from the one specified by (S), and stores them to the devices starting from the one specified by (D2). 		5	-	Page 302

2.5 Application Instructions2.5.1 Logical operation instructions

2.5.1 Logical operation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	WAND WANDP	- WAND SD-	\cdot (D) \wedge (S) \rightarrow (D)	<u> </u>	3	•	Page 306
	WAND	WAND S1 S2 D			4		Page
	WANDP	WANDP S1S2 D	· (S1) ∧(S2)→(D)		*1	•	308
Logical	DAND	- DAND SD-	· (D+1,D) ∧ (S+1,S) → (D+1,D)		*2		Page
product	DANDP	- DANDP SD-	· (U+1,U) / \((3+1,3) → (U+1,U)		2		306
	DAND	- DAND S1 S2 D	· (S1+1,S1) ∧ (S2+1,S2) → (D+1,D)		*3		Page
	DANDP	DANDP S1 S2 D	(0111,01) / ((0211,02) /(011,0)		J		308
	BKAND	BKAND S1 S2 D n	(S1) (S2) (D)		5	_	Page
	BKANDP	BKANDP S1 S2 D n	n ↓ n				310
	WOR	- WOR SD-	$\frac{1}{ \cdot } \cdot (D) \vee (S) \to (D)$		3		Page
	WORP	- WORP S D	(-) • (-)				312
	WOR	- WOR S1 S2 D -	· (S1) √(S2)→(D)		4	•	Page
	WORP	WORP S1 S2 D			*1		314
Logical sum	DOR	- DOR S D	· (D+1,D) ∨ (S+1,S) → (D+1,D)		*2	•	Page
	DORP	- DORP S D					312
	DOR	DOR S1 S2 D	· (S1+1,S1) ∨ (S2+1,S2) → (D+1,D)		*3	•	Page
	DORP	DORP S1 S2 D		<u>_</u>			314
	BKOR	BKOR S1 S2 D n	(S1) (S2) (D)		5	_	Page
	BKORP	BKORP S1 S2 D n					316
	WXOR	- WXOR S D	\cdot (D) \checkmark (S) \rightarrow (D)		3	•	Page
	WXORP	- WXORP S D					318
Exclusive OR	WXOR	WXOR S1 S2 D	· (S1)→(S2)→(D)		4 *1	•	Page 320
	WXORP	WXORP S1 S2 D			'		320
	DXOR DXORP	DXOR S D	$\cdot (D+1,D) \not\!$		*2	•	Page 318

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	DXOR	- DXOR S1 S2 D -	· (S1+1,S1) \/ (S2+1,S2) → (D+1,D)		*3	•	Page
Exclusive	DXORP	DXORP S1 S2 D					320
OR	BKXOR	BKXOR S1 S2 D n	(S1) (S2) (D)		5		Page
	BKXORP	BKXORP S1 S2 D n	n → In		5	-	322
	WXNR	WXNR SD	$\cdot \overline{(D)} \overline{\lor (S)} \rightarrow (D)$		3		Page
	WXNRP	WXNRP S D]		324
	WXNR	WXNR S1 S2 D	$\overline{(S1)} \rightarrow (\overline{S2}) \rightarrow (D)$		4		Page
	WXNRP	WXNRP S1 S2 D	(61) \$ (62) \$ (2)		*1		326
NON exclusive	DXNR	- DXNR SD-	$\cdot \overline{(D+1,D)} \rightarrow (S+1,S) \rightarrow (D+1,D)$. *2		Page
logical sum	DXNRP	- DXNRP S D	(B+1,B) \(\sqrt{(B+1,B)}\)				324
	DXNR	DXNR S1 S2 D	$\cdot \overline{(S1+1,S1)} \rightarrow (S2+1,S2) \rightarrow (D+1,D)$		*3		Page
	DXNRP	- DXNRP S1 S2 D	$(31+1,31) \Leftrightarrow (32+1,32) \Rightarrow (3+1,3)$				326
	BKXNR	BKXNR S1 S2 D n	(S1) (S2) (D)		5	_	Page
	BKXNRP	BKXNRP S1 S2 D n	n v v v v v v v v v v v v v v v v v v v				328

- *1: The number of basic steps is three for the Universal model QCPU and LCPU only.
- *2: The number of steps may vary depending on the device and type of CPU module being used.

Component		Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	Word device: Bit device: Constant: Devices other	e: Internal device (except for file register ZR) Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. No limitations	5 Note 1)
Basic model QCPU Universal model QCPU LCPU	All devices tha		3 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

*3: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	Word device: Internal device (except for file register ZR) Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. Constant: No limitations	6 Note 1)
	Devices other than above	4 Note 2)
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	4 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

2.5.2 Rotation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	ROR	ROR D n	b15 (D) b0 SM700		3	•	
Right	RORP	RORP D n	Right rotation by n bits Carry flag				Page
rotation	RCR	RCR D n	b15 (D) b0 SM700		3		330
	RCRP	RCRP D n	Right rotation by n bits Carry flag	<u></u>			
	ROL	ROL D n	SM700 b15 (D) b0		3		
Left	ROLP	ROLP D n	Carry flag Left rotation by n bits				Page
rotation	RCL	RCL D n	SM700 b15 (D) b0		3		333
	RCLP	-RCLP D n	Carry flag Left rotation by n bits		, ,		
	DROR	DROR D n	(D+1) (D) b31 to b16 b15 to b0 SM700		3		
Right	DRORP	DRORP D n	Right rotation by n bits Carry flag		٥		Page
rotation	DRCR	DRCR D n	(D+1) b31 to b16 b15 to b0 SM700		. 3		335
	DRCRP	DRCRP D n	Right rotation by n bits Carry flag		J		

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	DROL	DROL D n	(D+1) (D) SM700 b31 to b16 b15 to b0		3		
Left	DROLP	DROLP D n	Carry flag Left rotation by n bits		7 3		Page
rotation	DRCL	DRCL D n	(D+1) (D) SM700 b31 tob16 b15 to b0		2		337
	DRCLP	DRCLP D n	Carry flag Left rotation by n bits		3		

2.5.3 Shift instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	SFR	SFR D n	b15 bn b0				
n-bit shift of 16-bit data	SFRP	SFRP D n	Carry flag b15 b0 SM700		3		Page
	SFL	SFL D n	b15 bn b0				339
	SFLP	SFLP D n	Carry flag SM700 b15 b0 0 to 0		3		
	BSFR	BSFR D n	n (D) Carry flag	4	3	_	
1-bit shift of	BSFRP	BSFRP D n	SM700				Page
n-bit data	BSFL	BSFL D n	n (D)		3	_	341
	BSFLP	BSFLP D n	Carry flag SM700 0		3	_	

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	SFTBR	SFTBR D n1 n2					
n-bit shift of	SFTBRP	SFTRP D n1 n2	(D) Carry flag		4	-	Page
n-bit data	SFTBL	SFTBL D n1 n2	n1				343
	SFTBLP	SFTBLP D n1 n2	Carry flag (D) SM700		4	-	
	DSFR	DSFR D n	, (D)				
1-word shift of	DSFRP	DSFRP D n	0		3		Page
n-words data	DSFL	DSFL D n					345
	DSFLP	- DSFLP D n			3	•	
	SFTWR	SFTWR D n1 n2	n1				
n-words shift of	SFTWRP	SFTWRP D n1 n2	(D)		4	-	Page
n-words data	SFTWL	SFTWL D n1 n2	n1				346
	SFTWLP	SFTWLP D n1 n2	(D)		4	-	

2.5.4 Bit processing instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	BSET	BSET D n	(D) <u>b15 bn b</u> 0		3		
Bit	BSETP	BSETP D n	<u></u> 1				Page
set/reset	BRST	BRST D n	(D) <u>b15 bn b</u> 0		3		349
	BRSTP	BRSTP D n	<u> </u>		3		
	TEST	TEST S1 S2 D	(S1) b15 to b0 (D)	4	4		
Bit tests	TESTP	TESTP S1 S2 D	Bit designated by (S2)		4	-	Page
Dit tests	DTEST	DTEST S1 S2 D	(S1) b31 to b0 (D)		4	_	350
	DTESTP	DTESTP S1 S2 D	Bit designated by (S2)		4	-	
Batch reset	BKRST	BKRST D n	(D) ON (D) OFF OFF		3	_	Page
devices	BKRSTP	BKRSTP D n	ON OFF OFF		3	_	352

2.5.5 Data processing instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	SER	SER S1 S2 D n	(S2)		_		
Data	SERP	SERP S1 S2 D n	(D): Match No. (D + 1): Number of matches		5	-	Page
searches	DSER	DSER S1 S2 D n	32 bits (S2)				354
	DSERP	DSERP S1 S2 D n	(D): Match No. (D + 1): Number of matches		5	-	

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	SUM	SUM S D	b15 b0		3	•	
Bit checks	SUMP	SUMP S D	(D): Number of 1s				Page 356
	DSUM	- DSUM S D	(S + 1) (S)		3	•	330
	DSUMP	- DSUMP S D	→(D): Number of 1s				
Decode	DECO	DECO S D n	Decode from 8 to 256 (S) Decode (D)		4	_	Page
20000	DECOP	DECOP S D n	n Decode 2 ⁿ bits		·		358
Farada	ENCO	ENCO S D n	Decode from 256 to 8 (S)				Page
Encode	ENCOP	ENCOP S D n	Encode (D)		4	_	359
7-segment	SEG	- SEG S D	b3tob0 (S) (D)		3		Page
decode	SEGP	SEGP S D	(S) 7SEG (D)		3		360
	DIS	- DIS SDn	Separates 16-bit data designated by (S) into 4-bit units, and stores at the lower 4 bits of n		4	_	Page
	DISP	DISP S D n	points from (D). (n \leq 4)			362	
	UNI	UNI S D n	Links the lower 4 bits of n points from the device designated by (S) and stores at the		4	_	Page
	UNIP	UNIP S D n	device designated by (D). (n \leq 4)		•		363
	NDIS	NDIS S1 D S2	Separates the data in the devices starting from the one specified by (S1) into bits				
	NDISP	NDISP S1 D S2	specified by the devices from (S2), and stores them to the devices starting from the one specified by (D).		4	_	Page
Separating and linking	NUNI	NUNI S1 D S2	Links the data in the devices starting from the one specified by (S1) with bits specified by				365
	NUNIP	NUNIP S1 D S2	the devices from (S2), and stores them to the devices starting from the one specified by (D).				
	WTOB	- WTOB SDn	Breaks n points of 16-bit data from the device designated by (S) into 8-bit units, and stores				
	WTOBP	-WTOBP S D n	in sequence at the device designated by (D).		4	_	Page
	BTOW	BTOW S D n	Links the lower 8 bits of 16-bit data of n points from the device designated by (S) into 16-bit		7		368
	BTOWP	BTOWP S D n	units, and stores in sequence at the device designated by (D).				

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	MAXP	- MAX S D n -	Searches the data of n points from the device designated by (S) in 16-bit units, and stores the maximum value at the device designated by (D).				Page 371
	MIN	- MIN	Searches the data of n points from the device designated by (S) in 16-bit units, and stores the minimum value at the device designated by (D).		4	-	Page 373
Search	DMAX DMAXP	DMAX S D n	Searches the data of 2n points from the device designated by (S) in 32-bit units, and stores the maximum value at the device designated by (D).				Page 371
	DMIN DMINP	- DMIN S D n -	Searches the data of 2n points from the device designated by (S) in 32-bit units, and stores the minimum value at the device designated by (D).		4	-	Page 373
Sort	SORT	- SORT S1 n S2 D1 D2 - · S2: Number of comparisons to be made during a single run · D1: Device to be turned ON at the completion of sort · D2: For system use	Sorts data of n points from device designated by (S1) in 16-bit units. (n x (n-1)/2 scans required)]	6		Page
Suit	DSORT	DSORT S1 n S2 D1 D2 S2: Number of comparisons to be made during a single run D1: Device to be turned ON at the completion of sort D2: For system use	Sorts data of 2n points from device designated by (S1) in 32-bit units. (n x (n-1)/2 scans required)			-	375
Tatal	WSUMP	- WSUM S D n -	Adds 16 bit BIN data of n points from the device specified by (S), and stores it in the device specified by (D).				Page 378
Total value calculations	DWSUMP	- DWSUM S D n	Adds 32 bit BIN data of n points from the device specified by (S), and stores it in the device specified by (D).		4	-	Page 379
	MEAN MEANP	- DWSUMP S D n - MEAN S D n - MEANP S D n -	Calculates the mean of n-point devices (in 16-bit units) starting from the device specified by (S), and then stores the				
Calculation of averages	DMEAN DMEANP	DMEANP S D n	result into the device specified by (D). Calculates the mean of n-point devices (in 32-bit units) starting from the device specified by (S), and then stores the result into the device specified by (D).		4	-	Page 381

2.5.6 Structure creation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	FOR	FOR n	Executes n times between the FOR		2	-	Page
Number of	NEXT	NEXT	and NEXT.		1	-	383
repeats	BREAK	BREAK D Pn	Forcibly ends the execution of the		3		Page
	BREAKP	BREAKP D Pn	FOR to NEXT cycle and jumps pointer Pn.			_	385
	CALL	CALL Pn S1~Sn	Executes subroutine program Pn when input condition is met. (S1 to Sn are		*1 2	•	Page
	CALLP	CALLP Pn S1~Sn	arguments sent to subroutine program. $n \leqq 5)$		n	*3	386
	RET	RET	Returns from subroutine program		1	-	Page 390
Subroutine	FCALL	- FCALL Pn S1~Sn	Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to		*1	_	Page
program calls	FCALLP	FCALLP Pn Sn~S1	Sn are arguments sent to subroutine program. $n \le 5$)	—	+ n		391
	ECALL	- ECALL ★ Pn - ECALL ★ PnS1~Sn - *: File name	Executes subroutine program Pn from within designated program name when input condition is met. (S1 to Sn are		*2	_	Page
	ECALLP	ECALLP * PnS1~Sn— *: File name	arguments sent to subroutine program. $n \leq 5) \label{eq:norm}$		n		395

^{*1:} n indicates number of arguments for subroutine program.

^{*2:} n indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).

^{*3:} The subset is effective only with the Universal model QCPU and LCPU.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	EFCALL	EFCALL * Pn EFCALL * PnS1toSn *:File name	Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to	_	*2 3 +		Page
Subroutine program	EFCALLP	EFCALLP * Pn EFCALLP * PnS1toSn *:File name	Sn are arguments sent to subroutine program. N ≦ 5)	—	n		399
calls	XCALL	− XCALL Pn S1~Sn−	 Executes subroutine program Pn when input condition is met. Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. N ≤ 5) 		*1 2 + n	-	Page 404
	СОМ	СОМ	Performs auto refresh of intelligent function modules, link refresh, auto refresh of CPU shared memory, and communications with peripherals.		1	-	Page 407
Select refresh	ССОМ	ССОМ	Performs auto refresh of intelligent function modules, auto refresh of CPU shared memory, and communications		1	-	Page 412
	CCOMP	CCOMP	with peripherals after the input conditions are met.		1	-	Page 409
	IX	IX S Device indexing ladder	Perform indexing for individual devices		2	-	Page
Fixed	IXEND	IXEND	used in device indexing ladder.		1	-	413
indexing	IXDEV	IXDEV	Stores indexing value used for indexing performed between the IX and		1	-	Page
	IXSET	Designates indexing value.	IXEND to the device designated by D or later.		3	-	416

^{*1:} n indicates number of arguments for subroutine program.

^{*2:} n indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).

2.5.7 Data table operation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	FIFW	FIFW SD	(S) (D) Pointer Pointer + 1		3	_	Page
	FIFWP	FIFWP S D	Device at pointer + 1				418
	FIFR	FIFR SD	(S) Pointer Pointer - 1 (D)		3	-	Page
	FIFRP	FIFRP S D					419
Data table	FPOP	- FPOP S D	(S) Pointer Pointer - 1 (D)		3	-	Page
processing	FPOPP	- FPOPP S D	Device at pointer + 1				421
	FDEL	FDEL S D n	(S) Pointer Pointer - 1 (D)		4		
	FDELP	- FDELP S D n	Designated by n		4	-	Page
	FINS	FINS S D n	(S) (D) Pointer Pointer + 1		1		423
	FINSP	FINSP S D n	Designated by n		4	-	

2.5.8 Buffer memory access instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	FROM	FROM n1 n2 D n3	Reads data in 16-bit units from an intelligent		5	_	
Data read	FROMP	FROMP n1 n2 D n3	function module.				Page
Data road	DFRO	DFRO n1 n2 D n3	Reads data in 32-bit units from an intelligent		5	_	426
	DFROP	DFROP n1 n2 D n3	function module.				
	ТО	TO n1 n2 S n3	Writes data in 16-bit units to an intelligent		5	_	
Data write	TOP	TOP n1 n2 S n3	function module.				Page
Data Write	DTO	DTO	Writes data in 32-bit units to an intelligent		5		428
	DTOP	DTOP n1 n2 S n3	function module.	<u></u>			

2.5.9 Display instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	PR	* When SM701 is OFF	Outputs ASCII code of 8 points (16 characters) from device designated by (S) to output module.				Page
ASCII print	PR	* When SM701 is ON PR S D	• Outputs ASCII code from device designated by (S) to 00 _H to output module.		3	-	432
	PRC	- PRC SD-	Converts comments from device designated by (S) to ASCII code and outputs to output module.				Page 434
Reset	LEDR	LEDR	Resets annunciator and LED indicator display.		1	-	Page 437

2.5.10 Debugging and failure diagnosis instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Checks	CHKST	- CHKST -	 The CHK instruction is executed when CHKST is executable. Jumps to the step following the CHK instruction when CHKST is in a non-executable status. 			-	Page
	СНК	CHK Check condition	 During normal conditions → SM80 : OFF, SD80 : 0 During abnormal conditions → SM80 : ON, SD80 : Failure No. 				440
	CHKCIR	- CHKCIR -	 Starts update in ladder pattern being checked by the CHK instruction. 		1	_	Page
	CHKEND	- CHKEND - Er	Ends update in ladder pattern being checked by the CHK instruction.		!	_	444

2.5.11 Character string processing instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BIN	BINDAP	BINDA S D	Converts 1-word BIN value designated by (S) to a 5-digit, decimal ASCII value, and stores it at the word device designated by (D).		3	-	
<u>↓</u>	DBINDA	- DBINDA S D	Converts 2-word BIN value designated by (S) to a 10-digit, decimal ASCII value, and stores				Page 447
/ COII	DBINDAP	- DBINDAP S D	it at word devices following the word device number designated by (D).		3	-	
	BINHA	- BINHA S D	Converts 1-word BIN value designated by (S) to a 4-digit, hexadecimal ASCII value, and		3	_	
BIN ↓	BINHAP	- BINHAP S D	stores it at a word device following the word device number designated by (D).		0		Page
Hexadecimal ASCII	DBINHA	- DBINHA S D	Converts 2-word BIN value designated by (S) to an 8-digit, hexadecimal ASCII value, and		3	_	449
	DBINHAP	- DBINHAP S D	stores it at word devices following the word device number designated by (D).		7		

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BCD	BCDDAP	-BCDDAP S D-	Converts 1-word BCD value designated by (S) to a 4-digit, decimal ASCII value, and stores it at a word device following the word		3	-	
↓ Decimal ASCII	DBCDDA	- DBCDDA S D	device number designated by (D). • Converts 2-word BCD value designated by (S) to an 8-digit, decimal ASCII value, and		3	-	Page 452
	DBCDDAP	-DBCDDAP S D	stores it at word devices following the word device number designated by (D).				
	DABIN	- DABIN S D	Converts a 5-digit, decimal ASCII value designated by (S) to a 1-word BIN value, and		3		
Decimal ASCII	DABINP	- DABINP S D	stores it at a word device number designated by (D).		3	-	Page
↓ BIN	DDABIN	- DDABIN S D	Converts a 10-digit, decimal ASCII value designated by (S) to a 2-word BIN value, and				455
1	DDABINP	DDABINP S D	stores it at a word device number designated by (D).		3	-	
	HABIN	HABIN S D	Converts a 4-digit, hexadecimal ASCII value designated by (S) to a 1-word BIN value, and		_		
Hexadecimal ASCII	HABINP	HABINP S D	stores it at a word device number designated by (D).		3	-	Page
↓ BIN	DHABIN	- DHABIN S D	Converts an 8-digit, hexadecimal ASCII designated by (S) value to a 2-word BIN		3	-	457
	DHABINP	- DHABINP S D	value, and stores it at a word device number designated by (D).		3	-	
	DABCD	- DABCD S D	Converts a 4-digit, decimal ASCII value designated by (S) to a 1-word BCD value,		3		
Decimal ASCII	DABCDP	DABCDP S D	and stores it at a word device number designated by (D).		3		Page
↓ BCD	DDABCD	- DDABCD S D	Converts a 8-digit decimal ASCII value designated by (S) to a 2-word BCD value,		3		459
	DDABCDP	-DDABCDP S D	and stores it at the word device number designated by (D).				
Device comment	COMRD	COMRD S D	Stores comment from device designated by		3		Page
read operation	COMRDP	COMRDP S D	(S) at a device designated by (D).		Ĭ		461
Character string length detection	LENP	LEN S D	Stores data length (number of characters) in character string designated by (S) at a device designated by (D).	<u> </u>	3	-	Page 463
2010011011			as so doorginated by (b).				

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BIN	STR	- STR S1 S2 D -	Converts a 1-word BIN value designated by (S2) to a decimal character string with the total number of digits and the number of decimal fraction digits designated by (S1)		4	-	
↓ Decimal	STRP	STRP S1 S2 D	and stores them at a device designated by (D).				Page
character string	DSTR	- DSTR S1 S2 D	Converts a 2-word BIN value designated by (S2) to a decimal character string with the total number of digits and the number of		4	_	465
	DSTRP	- DSTRP S1 S2 D	decimal fraction digits designated by (S1) and stores them at a device designated by (D).				
	VAL	VAL S D1 D2	Converts a character string including decimal point designated by (S) to a 1-word BIN value and the number of		4	_	
Decimal character string	VALP	VALP S D1 D2	decimal fraction digits, and stores them into devices designated by (D1) and (D2).		•		Page
	DVAL	- DVAL S D1 D2	Converts a character string including decimal point designated by (S) to a 2-word BIN value and the number of		4		469
	DVALP	- DVALP S D1 D2	decimal fraction digits, and stores them into devices designated by (D1) and (D2).		7		
Floating decimal point	ESTR	ESTR S1 S2 D	Converts the 32-bit floating decimal point data designated by (S) to a character string,		4	_	Page
Character string	ESTRP	ESTRP S1 S2 D	and stores it in devices designated by (D).				472
Character string	EVAL	- EVAL S D-	Converts the character string designated by (S) to a 32-bit floating decimal point data,		3		Page
Floating decimal point	EVALP	- EVALP S D	and stores it in devices designated by (D).				477
Hexadecimal BIN	ASC	- ASC SDn	Converts the 1-word BIN value at the device numbers designated by (S) to hexadecimal ASCII, and stores n		4	_	Page
ļ	ASCP	- ASCP S D n	characters of them at the device numbers designated by (D) and after.				481
ASCII ↓	HEX	HEX SDn	Converts n hexadecimal ASCII characters of the device numbers designated by (S) and		. 4	_	Page
Hexadecimal BIN	HEXP	- HEXP SDn	after to BIN values, and stores them at the device numbers designated by (D).	<u> </u>			483

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	RIGHT	- RIGHT S D n	Stores n characters from the end of a character string designated by (S) at the				
	RIGHTP	- RIGHTP S D n	device designated by (D).		4	_	Page
	LEFT	- LEFT SDn	Stores n characters from the beginning of a character string designated by (S) at the				485
	LEFTP	- LEFTP S D n	device designated by (D).				
	MIDR	- MIDR S1 D S2	Stores the designated number of characters in the character string designated by (S1)	Ļ			
	MIDRP	MIDRP S1 D S2	from the position designated by (S2) at the device designated by (D).		4	_	Page
string	MIDW	MIDW S1 D S2	Stores the character string of (S1) in the specified number to the character string of	Ļ			487
	MIDWP	MIDWP S1 D S2	(D) at the position specified by (S2).				
	INSTR	- INSTR S1 S2 D n	Searches character string (S1) from the nth character of character string (S2), and stores		5	_	Page
	INSTRP	- INSTRP S1 S2 D n	matched positions at (D).				491
	STRINS	- STRINS S D n	Inserts the character string data specified by (S) to the (n)th character (insert position)				Page
	STRINSP	- STRINSP S D n	from the initial character string data specified by (D).		4	-	492
	STRDEL	STRDEL D n1 n2	Deletes the (n2) characters data specified by (D) starting from the device(insert position)		4	-	Page
	STRDELP	STRDELP D n1 n2	specified by n1.		·		494
Floating decimal point	EMOD	- EMOD S1 S2 D	Converts 32-bit floating decimal point data (S1) to BCD data with number of decimal		4		Page
↓ BCD	EMODP	EMODP S1 S2 D	fraction digits designated by (S2), and stores at device designated by (D).		7	_	496
BCD ↓	EREXP	EREXP S1 S2 D	Converts BCD data (S1) to 32-bit floating decimal point data with the number of		4		Page
Floating decimal point	EREXPP	EREXPP S1 S2 D	decimal fraction digits designated by (S2), and stores at device designated by (D).		•	-	498

2.5.12 Special function instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	SIN	- SIN S D - SINP S D -	• Sin (S+1,S) (D+1,D)		3	-	Page 500
	COSP	- COSP S D -	• Cos(S+1,S) (D+1,D)		3	-	Page 503
Trigonometric functions	TAN TANP	TAN SD	• Tan(S+1,S) (D+1,D)	<u> </u>	3	-	Page 506
(Floating- point single- precision)	ASIN ASINP	- ASIN S D	• Sin ⁻¹ (S+1,S)		3	-	Page 509
	ACOS ACOSP	- ACOSP SD-	• Cos¹(S+1,S) → (D+1,D)		3	-	Page 513
	ATAN ATANP	- ATAN S D - ATANP S D	• Tan ⁻¹ (S+1,S) → (D+1,D)		3	-	Page 516
	SIND SINDP	- SIND S D	Sin(S+3, S+2, S+1, S) → (D+3, D+2, D+1, D)		3	-	Page 501
	COSDP	COSD S D	Cos(S+3, S+2, S+1, S) → (D+3, D+2, D+1, D)		3	-	Page 504
Trigonometric functions	TAND TANDP	TAND S D	Tan(S+3, S+2, S+1, S) → (D+3, D+2, D+1, D)		3	-	Page 508
(Floating- point double- precision)	ASIND ASINDP	- ASIND SD-	Sin ⁻¹ (S+3, S+2, S+1, S) → (D+3, D+2, D+1, D)	<u> </u>	3	-	Page 511
	ACOSD ACOSDP	- ACOSDP S D	. Cos ⁻¹ (S+3, S+2, S+1, S) (D+3, D+2, D+1, D)	1	3	-	Page 514
	ATAND ATANDP	- ATAND S D -	Tan ⁻¹ (S+3, S+2, S+1, S) → (D+3, D+2, D+1, D)		3	-	Page 518

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	RAD	- RAD SD-	• (S+1, S) → (D+1, D)		3	-	Page
	RADP	RADP S D	Conversion from angles to radians				519
Angles	RADD	RADD S D	· (S+3, S+2, S+1, S) (D+3, D+2, D+1, D)		3	-	Page
1	RADDP	RADDP S D	Conversion from angle to radian				521
Radians conversion	DEG	DEG S D	• (S+1, S) — (D+1, D)		3	_	Page
	DEGP	DEGP S D	Conversion from radians to angles				522
	DEGD	DEGD S D	· (S+3, S+2, S+1, S) - (D+3, D+2, D+1, D)		3	_	Page
	DEGDP	DEGDP S D	Conversion from radian to angle		-		523
	SQR	SQR S D	• $\sqrt{(S+1,S)}$		3	_	Page
Square root	SQRP	SQRP S D	(5/1,5)				527
equal o root	SQRD	SQRD S D	√(S+3, S+2, S+1, S)→(D+3, D+2, D+1, D)		3	_	Page
	SQRDP	SQRDP S D)		529
	EXP	EXP S D	• e ^(S+1,S) → (D+1,D)		3		Page
Exponent	EXPP	EXPP S D	(U+1,U)		3	-	530
operations	EXPD	EXPD S D	e ^(S+3, S+2, S+1, S) → (D+3, D+2, D+1, D)		•		Page
	EXPDP	EXPDP S D	(0+3, 0+2, 0+1, 0)		3	-	532
	LOG	LOG S D	. Low (C.14.C) (D.14.D)				Page
Natural	LOGP	LOGP S D	• Log₀ (S+1,S) → (D+1,D)		3	-	534
logarithms	LOGD	LOGD S D	Log _e (S+3, S+2, S+1, S)→ (D+3, D+2, D+1, D)		_		Page
	LOGDP	LOGDP S D	LOg _e (313, 312, 311, 3) 7 (D13, D12, D11, D)		3	-	535
	POW	- POW S1 S2 D	(Q4,4,4,Q4) (S2+1,S2)		4		Page
Expone	POWP	POWP S1 S2 D	• (S1+1,S1) (S2+1,S2) (D+1,D)		4	-	537
ntiation	POWD	POWD S1 S2 D	(\$2+3,\$2+2,\$2+1,\$2)		4		Page
	POWDP	POWDP S1 S2 D	• (S1+3,S1+2,S1+1,S1) (S2+3,S2+2,S2+1,S2) (D+3,D+2,D+1,D)		۲		538
	LOG10	LOG10 S D	- l40(C)4 C)		3		Page
Common	LOG10P	- LOG10P S D	• log10(S+1,S) → (D+1,D)		3	_	537
logarithm	LOG10D	- LOG10D S D	140(0.0.0.00.4.0) (70.7.0.7.1.7)		3		Page
	LOG10DP	- LOG10DP S D	• log10(S+3,S+2S+1,S) — ► (D+3,D+2,D+1,D)		<u>၂</u>	_	538

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Random number generation Random number series update	RND	RND D	Generates a random number (from 0 to less than 32767) and stores it at the device designated by (D).		2		Page 539
	RNDP	RNDP D					
	SRND	SRND D	Updates random number series according to the 16-bit BIN data stored in the device			-	
	SRNDP	SRNDP D	designated by (S).				
Square root	BSQR	BSQR S D	• $\sqrt{(S)} \longrightarrow (D)+0$ Integer part		- 3	-	Page 540
	BSQRP	BSQRP S D	+1 Decimal fraction part				
	BDSQR	BDSQR S D	• $\sqrt{(S+1,S)} \rightarrow (D)+0$ Integer part		- 3	-	
	BDSQRP	BDSQRP S D	+1 Decimal fraction part				
Trigonometric functions	BSIN	BSIN S D	• Sin(S) → (D)+0 Sign +1 Integer part		- 3	-	Page 542
	BSINP	BSINP S D	+2 Decimal fraction part				
	BCOS	BCOS S D	• Cos(S) → (D)+0 Sign +1 Integer part		3	-	Page 544
	BCOSP	BCOSP S D	+2 Decimal fraction part				
	BTAN	BTAN S D	• Tan(S) → (D)+0 Sign +1 Integer part		3	-	Page 546
	BTANP	BTANP S D	+2 Decimal fraction part				
	BASIN	BASIN S D	• Sin ⁻¹ (S) → (D)+0 Sign +1 Integer part		- 3	-	Page 547
	BASINP	BASINP S D	+2 Decimal fraction part				
	BACOS	BACOS S D	• Cos ⁻¹ (S) → (D)+0 Sign +1 Integer part		3	_	Page
	BACOSP	BACOSP S D	+2 Decimal fraction part				549
	BATAN	BATAN S D	• Tan ⁻¹ (S) → (D)+0 Sign +1 Integer part		- 3	-	Page 551
	BATANP	BATANP S D	+2 Decimal fraction part				

2.5.13 Data control instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description	
Upper and lower limit controls	LIMIT	LIMIT S1 S2 S3 D	 When (S3) < (S1) <p>Stores value of (S1) at (D) </p> When (S1) ≤ (S3) ≤ (S2) 		. 5	_	- Page 553	
	LIMITP	LIMITP S1 S2 S3 D	• When (S2) < (S3) Stores value of (S2) at (D)					
	DLIMIT	DLIMIT S1 S2 S3 D	 When ((S3)+1, (S3)) < ((S1)+1, S1) Stores value of ((S1)+1, (S1)) at ((D)+1, (D)) When ((S1)+1, (S1)) ≤ ((S3)+1, (S3)) < (S2+1, S2) 		- 5 -	_		
	DLIMITP	DLIMITP S1 S2 S3 D	Stores value of ((S3)+1, (S3)) at ((D)+1, (D)) • When ((S2), (S2)+1) < ((S3), (S3)+1) Stores value of ((S2)+1, (S2)) at ((D)+1, (D))					
Dead band controls	BAND BANDP	BAND S1 S2 S3 D BANDP S1 S2 S3 D	• When (S1) \leq (S3) \leq (S2)0 → (D) • When (S3) $<$ (S1)(S3)-(S1) \rightarrow (D) • When (S2) $<$ (S3)(S3)-(S2) \rightarrow (D)		- 5	-		
	DBAND	DBAND S1S2S3D	$ \begin{array}{l} \bullet \text{ When } ((S1)+1,(S1)) \leq ((S3)+1,(S3)) \leq \\ ((S2)+1,(S2))$	((S2)+1, (S2))0 → ((D)+1, (D))		5		Page 555
	DBANDP	DBANDP S1 S2 S3 D						
Zone controls	ZONE	ZONE S1 S2 S3 D	$ \begin{array}{l} \bullet \mbox{ When (S3)} = 0$		- 5	1	Page 558	
	ZONEP	ZONEP S1 S2 S3 D						
	DZONE	DZONE S1 S2 S3 D	• When $((S3)+1, (S3)) = 0$ $0 \rightarrow ((D)+1, (D))$ • When $((S3)+1, (S3)) > 0$ $((S3)+1, (S3))+((S2)+1, (S2))$		- 5	-		
	DZONEP	DZONEP S1 S2 S3 D						

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	SCL	- SCL S1 S2 D -	Executes scaling for the scaling conversion data (16-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by		4	-	
Point-by-point coordinate	SCLP	- SCLP S1 S2 D -	(D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.		·		Page
data	DSCL	- DSCL S1 S2 D -	Executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.		4	_	560
	DSCLP	- DSCLP S1 S2 D			·		
	SCL2	- SCL2 S1 S2 D -	 Executes scaling for the scaling conversion data (16-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by 		4	_	
X or Y	SCL2P	- SCL2P S1 S2 D -	(D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.		·		Page
	DSCL2	- DSCL2 S1 S2 D -	 Executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by 		4		563
	DSCL2P	- DSCL2P S1 S2 D -	(D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.		,		

2.5.14 Switching instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Block	RSET	- RSET S	Converts extension file register block number		2	_	Page
number switching RSETP	RSETP	RSETP S	to number designated by (S).		_		566
	QDRSET	QDRSET File name			*1 2		Page
File set	QDRSETP	QDRSETP File name	Sets file names used as file registers.		+ n	1	567
The set	QCDSET	QCDSET File name			*1 2		Page
	QCDSETP	QCDSETP File name	Sets file names used as comment files.		+ n	-	569

^{*1:} n ([number of file name characters] / 2) indicates a step. (Decimal fractions are rounded up.)

2.5.15 Clock instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	DATERD	DATERD D	• (Clock elements) →(D)+0 Year +1 Month +2 Day				Page
Read/write	DATERDP	DATERDP D	+3 Hour +4 Minute +5 Sec. +6 Day of the week		2	-	572
clock data	DATEWR	- DATEWR S	• (D)+0 Year → (Clock elements) +1 Month +2 Day				Page
	DATEWRP	- DATEWRP S	+3 Hour +4 Minute +5 Sec. +6 Day of the week		2	-	573
	DATE+	DATE+ S1 S2 D	(S1) (S2) (D) Hour Hour Hour		4	_	Page
Clock data	DATE+P	DATE+P S1 S2 D		<u></u>	4	_	575
subtraction	DATE-	DATE- S1 S2 D	(S1) (S2) (D) Hour Hour Hour		4	_	Page
	DATE-P	DATE-P S1 S2 D			7	_	577

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Ole als dete	SECOND SECONDP	SECONDP S D	(S) Hour Minute Sec. (Lower 16 bits) Sec. (Upper 16 bits)	<u></u>	3	-	Page 579
Clock data translation	HOUR	HOUR S D	(S) (D)				Dana
	HOURP	HOURP S D	Sec. (Lower 16 bits) Sec. (Upper 16 bits) → Mitnute Sec.		3	-	Page 580
	LDDT=	— DT= S1 S2 n ⊣ ⊢					
	ANDDT=	H DT= S1 S2 n	(§1) Year (§2) Year (§3) +1 Month = (§2) +1 Month → Comparison operation result		4	-	
	ORDT=	DT= S1 S2 n	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				
	LDDT<>	DT<> S1 S2 n + -					
	ANDDT<>	H DT <> S1 S2 n			4	-	
	ORDT<>	DT<> S1 S2 n					
	LDDT<	DT< S1 S2 n + -					
	ANDDT<	H ⊢ DT < S1 S2 n —			4	-	
Date	ORDT<	DT < S1 S2 n					Page
comparison	LDDT<=	DT<= S1 S2 n + -					581
	ANDDT<=	H ⊢ DT<= S1 S2 n —			4	-	
	ORDT<=	DT<= S1 S2 n	⑤1)+2 Day ⑥2)+2 Day				
	LDDT>	DT> S1 S2 n H H					
	ANDDT>	H DT> S1 S2 n —	$\begin{array}{c c} \hline (51) & Year \\ \hline (51) + 1 & Month \\ \hline (51) + 2 & Day \\ \end{array} \begin{array}{c} \hline (52) & Year \\ \hline (52) + 1 & Month \\ \hline (52) + 2 & Day \\ \end{array} \begin{array}{c} \hline (72) & Year \\ \hline (82) + 1 & Month \\ \hline (82) + 2 & Day \\ (82) + 2 & Day \\ \hline (82) + 2 & D$		4	-	
	ORDT>	DT> S1 S2 n	(1)+2 Day (2) Pay				
	LDDT>=						
	ANDDT>=	HHDT>= S1 S2 n	$\begin{array}{c c} \hline \textcircled{S1} & Year \\ \hline & \textcircled{S1}_{+1} & Month \\ \hline & \textcircled{S1}_{+2} & Day \\ \end{array} > = \begin{array}{c c} \hline \textcircled{S2} & Year \\ \hline & Month \\ \hline & \textcircled{S2}_{+2} & Day \\ \end{array} \rightarrow \begin{array}{c} Comparison \\ operation result \\ \hline \end{array}$		4	-	
	ANDDT>= ORDT>=	DT>= S1 S2 n	(51) +2 Day (52) +2 Day				

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	LDTM=						
	ANDTM=	H TM= S1 S2 n	(S1) Hour (S2) Hour → Comparison operation result		4	_	
	ORTM=	TM= S1 S2 n	€1) +2 Second €2) +2 Second				
	LDTM<>	H - TM< > S1 S2 n					
	ANDTM<>	TM<> S1 S2 n ⊢			4	-	
	ORTM<>	TM<> S1 S2 n	S1) +2 Second S2) +2 Second				
	LDTM<	TM>	(\$1) Hour Hour Single Hour H				
	ANDTM<	H H TM > S1 S2 n			4	_	
Clock	ORTM<						Page
comparison	LDTM<=						585
	ANDTM<=	H TM<= S1 S2 n			4	_	
	ORTM<=		S1) +2 Second S2) +2 Second				
	LDTM>						
	ANDTM>	H H TM< S1 S2 n	$\begin{array}{c c} \hline \textcircled{S1} & \text{Hour} \\ \hline \textcircled{S1}+1 & \text{Minute} \\ \hline \end{array} > \begin{array}{c} \hline \textcircled{S2}+1 & \text{Hour} \\ \hline \end{array} \rightarrow \begin{array}{c} Comparison \\ operation result \\ \hline \end{array}$		4	_	
	ORTM>		S1) +2 Second S2) +2 Second				
	LDTM>=		_				
	ANDTM>=		$\begin{array}{c c} \textcircled{51} & \textbf{Hour} \\ \textcircled{51}+\textbf{I} & \textbf{Minute} \end{array} > = \begin{array}{c} \textcircled{52} & \textbf{Hour} \\ \textcircled{52}+\textbf{I} & \textbf{Minute} \end{array} \rightarrow \begin{array}{c} \textbf{Comparison} \\ \textbf{operation result} \end{array}$		4	-	
	ORTM>=		S1)+2 Second S2)+2 Second				

2.5.16 Expansion clock instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Reading data of the	S.DATERD	S.DATERD D	·(Clock elements) →(D)+0 Year H1 Month H2 Day H3 Hour H4 Minute		6	_	Page
expansion	SP.DATERD	SP.DATERD D	+4 Minute +5 Sec. +6 Day of the week +7 1/1000 sec.				589
Adding or	S.DATE+	S.DATE+ S1 S2 D	(S1) (S2) (D) Hour Hour Hour Minute Minute		8	_	Page
Adding or subtracting data values	SP.DATE+	SP.DATE+ S1 S2 D	Sec. + Sec. → Sec. — 1/1000 sec. 1/1000 sec. 1/1000 sec. 1/1000 sec.				591
of the expansion clock	S.DATE-	- S.DATE- S1 S2 D	(S1) (S2) (D) Hour Hour Hour Minute Sec Sec Sec Sec Sec		8		Page
	SP.DATE-	SP.DATE S1 S2 D	Sec. — Sec. — Sec. — 1/1000 sec. 1/1000 sec. 1/1000 sec. 1/1000 sec.			-	594

2.5.17 Program control instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	PSTOP	PSTOP File name	Places designated program in standby		*1 2		Page
	PSTOPP	PSTOPP File name	status.		+ n	1	598
	POFF	POFF File name	Turns OUT instruction coil of		*1		Page
F	POFFP	POFFP File name	designated program OFF, and places program in standby status.		+ n	-	599
	PSCAN	PSCAN File name	Registers designated program as scan		*1		Page
Program control instructions	PSCANP	PSCANP File name	execution type.		+ n	1	600
instructions	PLOW	PLOW File name	Registers designated program as		*1 2		Page
	PLOWP	PLOWP File name	low-speed execution type.		+ n	-	601
	LDPCHK	PCHK File name	In conduction when program of		*1		
	ANDPCHK	PCHK File name	specified file name is being executed.		2	-	Page 603
	ORPCHK	PCHK File name	 In non-conduction when program of specified file name is not executed. 		n		003

^{*1:} n ([number of file name characters] / 2) indicates a step. (Decimal fractions are rounded up.)

2.5.18 Other instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
WDT	WDT	WDT	Resets watchdog timer during		1	_	Page
reset	WDTP	WDTP	sequence program.		•		605
Timing clock	DUTY	- DUTY n1 n2 D	(D) n1 scans n2 scans SM420 to SM424, SM430 to SM434		4	-	Page 606
Time check	TIMCHK	TIMCHK S1S2D	Turns ON device specified by (D) if measured ON time of input condition is longer than preset time continuously.		4	-	Page 607

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	ZRRDB	ZRRDB n D	0 Lower 8 bits ZR0 Upper 8 bits				Page
	ZRRDBP	ZRRDBP n D	2 Lower 8 bits ZR1 3 Upper 8 bits n 8 bits (D)		3	-	608
Direct read/write	ZRWRB	ZRWRB n S	(S) Lower 8 bits Upper 8 bits ZR0				Page
operations in 1- byte units	ZRWRBP	ZRWRBP n S	2 Lower 8 bits Upper 8 bits ZR1		3	-	609
	ADRSET	ADRSET S D	(S) → (D) Indirect address of		3		Page
	ADRSETP	ADRSETP S D	designated device Device name		3	-	611
Numerical key input from keyboard	KEY	KEY S n D1 D2	Takes in ASCII data for 8 points of input unit designated by (S), converts to hexadecimal value following device number designated by (D1), and stores.		5	-	Page 612
Batch save of	ZPUSH	ZPUSH D	Saves the contents of index registers to a location starting from the device				
index register	ZPUSHP	ZPUSHP D	designated by (D).		2	_	Page
Batch recovery of	ZPOP	ZPOP D	Reads the data stored in the location starting from the device designated		2		616
index register	ZPOPP	ZPOPP D	by (D) to index registers.				
Reading module	UNIRD	UNIRD n1 D n2	Reads the module information stored in the area starting from the I/O No. designated by (n) by the points		4		Page
information	UNIRDP	UNIRDP n1 D n2	designated by (n2), and stores it in the area starting from the device designated by (D).		_	_	618
Module model	TYPERD	TYPERD n D	Reads the module model name of the head I/O No. designated by (n) and				Page
name read	TYPERDP	TYPERDP n D	stores it in the area starting from the device designated by (D).		3	-	622
Trace set	TRACE	- TRACE	Stores the trace data set with peripheral device by the number of times set when SM800, SM801 and SM802 turn on, to the sampling trace file.		1	-	Page 626
Trace reset	TRACER	TRACER	Resets the data set the TRACE instruction.		1	-	
Writing data to the designated file	SP.FWRITE	SP.FWRITE U0 S0 D0 S1 S2 D1	Writes data to the designated file.		11	-	Page 628
Reading data from designated file	SP.FREAD	- SP.FREAD U0 S0 D0 S1 S2 D1	Reads data from the designated file.		11	-	Page 638
Writing data to standard ROM	S.DEVST	SP.DEVST n1 S n2 D	Writes data to the device data storage file in the standard ROM.		9	-	Page 649

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Reading data from standard ROM	S.DEVLD SP.DEVLD	- S.DEVLD n1 D n2 - SP.DEVLD n1 D n2 -	Reads data from the device data storage file in the standard ROM.		8	-	Page 651
Loading program from memory	PLOADP	- PLOADP S D	Transfers the program stored in a memory card or standard memory (other than drive 0) to drive 0 and places the program in standby status.		3	-	Page 652
Unloading program from program memory	PUNLOADP	- PUNLOADP S D	Deletes the standby program stored in standard memory (drive 0).		3	1	Page 654
Load + Unload	PSWAPP	- PSWAPP S1S2 D	Deletes standby program stored in standard memory (drive 0) designated by (S1). Then, transfers the program stored in a memory card or standard memory (other than drive 0) designated by (S2) to drive 0 and places it in standby status.		4	1	Page 656
High-speed block transfer of file	RBMOV	- RBMOV S D n	Transfers n points of 16-bit data from the device designated by (S) to the		4	_	Page
register	RBMOVP	RBMOVP S D n	devices of n points starting from the one designated by (D).				658
User message	UMSG	- UMSG S	Displays the specified character strings on the display unit as a user message.		2	-	Page 662

2.6 Instructions for Data Link
2.6.1 Instructions for Network refresh

2.6 Instructions for Data Link

2.6.1 Instructions for Network refresh

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Limb	S.ZCOM	S.ZCOM Jn					
Link instruction:	SP.ZCOM	SP.ZCOM Jn	Refreshes the designated network.		5	_	Page
Network refresh	S.ZCOM	S.ZCOM Un	recirculate designated network.] 3		665
	SP.ZCOM	SP.ZCOM Un					

2.6.2 Instructions for Reading/Writing Routing Information

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Reading routing	S.RTREAD	S.RTREAD n D	Reads data set at routing parameters.		7	_	Page
information	SP.RTREAD	SP.RTREAD n D	reduce data set at routing parameters.		,		669
Registering routing	S.RTWRITE	S.RTWRITE n S	Writes routing information to the area		8		Page
information	SP.RTWRITE	SP.RTWRITE n S	designated by routing parameters.				670

2.7 Multiple CPU dedicated instruction

2.7.1 Instructions for Writing to the CPU Shared Memory of Host CPU

Category	Instruction Symbol		Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
	S. TO	-S.TO	n1 n2 n3 n4 D	Writes device data of the host station to the		5	_	Page
	SP. TO	-SP.TO	n1 n2 n3 n4 D	host CPU shared memory.				673
Write to host CPU shared	то	ТО	n1 n2 S n3	Writes device data of the host station to the		5		
memory	TOP	ТОР	n1 n2 S n3	host CPU shared memory.				Page
	DTO	-рто	n1 n2 S n3	Writes device data of the host station to the		5	_	676
	DTOP	DTOP	n1 n2 S n3	host CPU shared memory in 32-bit units.	<u> </u>		_	

2.7.2 Instructions for Reading from the CPU Shared Memory of Another CPU

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Read from	FROM	FROM n1 n2 D n3	Reads device data from the other CPU shared memories, and stores the data in		5	_	
other CPU	FROMP	FROMP n1 n2 D n3	the host station.				Page
shared memory	DFRO	DFRO n1 n2 D n3	Reads device data from the other CPU shared memories in 32-bit units, and		5	_	681
	DFROP	DFROP n1 n2 D n3	stores the data in the host station.				

2.8 Multiple CPU high-speed transmission dedicated instruction

2.8.1 Instructions for Multiple CPU high-speed transmission

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Writing Devices to	D.DDWR	-D.DDWR n S1 S2 D1 D2	In multiple CPU system, data stored in a device specified by host CPU (©2) or later is stored by the number of write points specified	7	10	-	Page
Another CPU	DP.DDWR	-DP.DDWR n S1 S2 D1 D2	by (2+1) into a device specified by another CPU (n) (1) or later		10	-	696
Reading Devices from	D.DDRD	-D.DDRD n S1 S2 D1 D2	In multiple CPU system, data stored in a device specified by another CPU (n) (©1) or lrater is stored by the number of read points		10	-	Page
Another CPU	DP.DDRD	-DP.DDRD n S1 S2 D1 D2-	specified by ((§1)+1) into a device specified by host CPU ((§2)) or late		10	-	699

2.9 Redundant system instructions (For Redundant CPU)

2.9.1 Instructions for Redundant system (For Redundant CPU)

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
System switching	SP.CONT SW	SP.CONTSW S D	Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction.		8	-	Page 703

CHAPTER 3 CONFIGURATION OF INSTRUCTIONS

3.1 Configuration of Instructions

Most CPU module instructions consist of an instruction part and a device part.

Each part is used for the following purpose:

- Instruction part.....indicates the function of the instruction.
- Device part.....indicates the data that is to be used with the instruction.

The device part is classified into source data, destination data, and number of devices.

- (1) Source (S)
 - (a) Source is the data used for operations.
 - (b) The following source types are available, depending on the designated device:

the execution of the program.


Constants should be indexed when used as variable data.

• Bit devices and word devices Designates the device that stores the data to be used in the operation.


Data must be stored in the designated device until the operation is executed.

By changing the data stored in a designated device during program execution, the data to be used in the instruction can be changed.

- (2) Destination (D)
 - (a) The destination stores the data after the operation has been conducted. However, some instructions require storing the data to be used in an operation at the destination prior to the operation execution.




- (b) A device for the data storage must always be set to the destination.
- (3) Number of devices and number of transfers (n)
 - (a) The number of devices and number of transfers designate the numbers of devices and transfers used by instructions involving multiple devices.



(b) The number of devices or number of transfers can be set between 0 and 32767. However, if the number is 0, the instruction will be a no-operation instruction.

3.2 Designating Data

The following six types of data can be used with CPU module instructions.




3.2.1 Using bit data

Bit data is data used in one-bit units, such as for contacts or coils.


"Bit devices" and "Bit designated word devices" can be used as bit data.

(1) When using bit devices

Bit devices are designated in one-point units.




- (2) Using word devices
 - (a) Word devices enable the use of a designated bit number 1/0 as bit data by the designation of that bit number.



(b) Word device bit designation is done by designating " Word device . Bit No. ' (Designation of bit numbers is done in hexadecimal.)

For example, bit 5 (b5) of D0 is designated as D0.5, and bit 10 (b10) of D0 is designated as D0.A. However, there can be no bit designation for timers (T), retentive timers (ST), counters (C) or index register (Z). (Example Z0.0 is not available).



3.2.2 Using word (16 bits) data

Word data is 16-bit numeric data used by basic instructions and application instructions.

The following two types of word data can be used with CPU module:

- Decimal constants.....K-32768 to K32767
- Hexadecimal constants......H0000 to HFFFF

Word devices and bit devices designated by digit can be used as word data.

For direct access input (DX) and direct access output (DY), word data cannot be designated by digit. (For details of direct access input and direct access output, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

- (1) When Using Bit Devices
 - (a) Bit devices can deal with word data when digits are designated.

Digit designation of bit devices is done by designating "Number of digits Head number of bit device".

Digit designation of bit devices can be done in 4-point (4-bit) units, and designation can be made for K1 to K4.

(For link direct devices, designation is done by "J Network No. \ Number of digits

Head number of bit device | "

When X100 to X10F are designated for Network No.2, it is done by J2\K4X100).

For example, if X0 is designated for digit designation, the following points would be designated:

- K1X0......The 4 points X0 to X3 are designated.
- K2X0......The 8 points X0 to X7 are designated.
- · K3X0......The 12 points X0 to XB are designated.
- K4X0......The 16 points X0 to XF are designated.




Fig 3.1 Digit Designation Setting Range for 16-Bit Instruction

(b) In cases where digit designation has been made at the source (S), the numeric values shown in the following Table are those which can be dealt with as source data.

Number of Digits Designated	With 16-Bit Instruction
K1 (4 points)	0 to 15
K2 (8 points)	0 to 255
K3 (12 points)	0 to 4095
K4 (16 points)	-32768 to 32767

(c) When destination (D) data is a word device

The word device for the destination becomes 0 following the bit designated by digit designation at the source.

Ladder Example	Processing
With 16-Bit Instruction	K1X0 X3 X2 X1 X0
MOV K1X0 D0 Source (S) data	Filled with 0s b15b4 b3 b2 b1 b0 D0 0 0 0 0 0 0 0 0 0 0 0 0 x3 x2 x1 x0

Fig 3.2 Ladder Example and Processing Conducted

(d) In cases where digit designation is made at the destination (D), the number of points designated are used as the destination.

Bit devices below the number of points designated as digits do not change.




Fig 3.3 Ladder Example and Processing Conducted

(2) Using word devices

Word devices are designated in 1-point (16 bits) units.

```
M0

MOV K100

D0

Designation of 1 point of word device D0 (16 bits)
```



- 1. When digit designation processing is conducted, a random value can be used for the bit device initial device number.
- 2. Digit designation cannot be made for the direct access I/O (DX, DY).

3.2.3 Using double word data (32 bits)

Double word data is 32-bit numerical data used by basic instructions and application instructions.

The two types of double word data that can be dealt with by CPU module are as follows:

- Decimal constants......K-2147483648 to K2147483647
- · Hexadecimal constants.....H00000000 to HFFFFFFF


Word devices and bit devices designated by digit designation can be used as double word data.

For direct access input (DX) and direct access output (DY), designation of double word data is not possible by digit designation.

(1) When Using Bit Devices

(a) Digit designation can be used to enable a bit device to deal with double word data.

Digit designation of bit devices is done by designating



- K1X0......The 4 points X0 to X3 are designated.
- K2X0......The 8 points X0 to X7 are designated.
- K3X0......The 12 points X0 to XB are designated.
- K4X0......The 16 points X0 to XF are designated.
- K5X0......The 20 points X0 to X13 are designated.
- K6X0......The 24 points X0 to X17 are designated.
- K7X0......The 28 points X0 to X1B are designated.
- K8X0......The 32 points X0 to X1F are designated.




Fig 3.4 Digit Designation Setting Range for 32-Bit Instructions

(b) In cases where digit designation has been made at the source (S), the numeric values shown in the following Table are those which can be dealt with as source data.

Number of Digits Designated	With 32 Bit Instructions	Number of Digits Designated	With 32 Bit Instructions
K1 (4 points)	0 to 15	K5 (20 points)	0 to 1048575
K2 (8 points)	0 to 255	K6 (24 points)	0 to 16777215
K3 (12 points)	0 to 4095	K7 (28 points)	0 to 268435455
K4 (16 points)	0 to 65535	K8 (32 points)	-2147483648 to 2147483647

(c) When destination (D) data is a word device

The word device for the destination becomes 0 following the bit designated by digit designation at the source.




Fig 3.5 Ladder Example and Processing Conducted

(d) In cases where digit designation is made at the destination (D), the number of points designated are used as the destination. Bit devices below the number of points designated as digits do not change.




Fig 3.6 Ladder Example and Processing Conducted



- 1. When digit designation processing is conducted, a random value can be used for the bit device initial device number.
- 2. Digit designation cannot be made for the direct access I/O (DX, DY).

(2) Using word devices

A word device designates devices used by the lower 16 bits of data. A 32-bit instruction uses (designation device number) and (designation device number + 1).

```
M0

DMOV K100

Designation of 2 points of word devices D0 and D1 (32 bits)

32-bit data transfer instruction
```

3.2.4 Using real number data

Real number data is floating decimal point data used with basic instructions and application instructions.

Only word devices are capable of storing real number data.

(1) Single-precision floating-point data

Instructions which deal with single-precision floating-point data designate devices which are used for the lower 16 bits of data.

Single-precision floating-point data are stored in the 32 bits which make up (designated device number) and (designated device number + 1).

```
Designation of 2 points of word devices D0 and D1
(32 bits)
Designation of 2 points of R100 and R101 (32 bits)
Single-precision floating-point data transfer instruction
```




In sequence programs, floating decimal point data are designated by E.

Single-precision floating-point data uses two word devices and is expressed in the following manner:

[Sign] 1. [Mantissa part] × 2 [Exponent part]

The bit configuration and meaning of the internal representation of single-precision floating-point data is as follows:




- Sign The sign is represented at b31.
 - 0: Positive
 - 1: Negative
- Exponent part The n of 2n is represented from b23 to b30.
 Depending on the BIN value of b23 to b30, the value of n is as follows:

b23 to b30	FFн	FЕн	FDн	($\sqrt{}$	81	80	7Fн	7Ен	(02	01	00
n	Not used	127	126	((_	2	1	0	-1		\ _	-125	-126	Not used

- Variable part The 23 bits from b0 to b22, represents the XXXXXX.... at binary 1.XXXXXXX....
- (2) Double-precision floating-point data

Instructions which deal with double-precision floating-point datadesignate devices which are used for the lower 16 bits of data.

Double-precision floating-point data are stored in the 64 bits which make up (designated device number) to (designated device number + 3).





Double-precision floating-point data uses four word devices and is expressed in the following manner:

[Sign] 1. [Mantissa part] \times 2 [Exponent part]

The bit configuration and meaning of the internal representation of double-precision floating-point data is as follows:

b63 b62	2 to	b52 b51	to	b16	b15		to				b0
b63	b63 b52 to b62				b0 to 51						
Sign	Expone	ent part	Mantissa part								

- · Sign The sign is represented at b63.
 - 0: Positive
 - 1: Negative
- Exponent part The n of 2n is represented from b52 to b62.
 Depending on the BIN value of b52 to b62, the value of n is as follows:

b52 to b62	7FFн	7FEн	7FDн	(400н	3FFн	3FEн	3FDн	3ГСн	(02н	01н	00н
n	Not used	1023	1022	(2	1	0	-1	-2	(-1021	-1022	Not used

Variable part The 52 bits from b0 to b51, represents the XXXXXX... at binary 1.XXXXXXX....



- 1. The CPU module floating decimal point data can be monitored using the monitoring function of a peripheral device.
- 2. When floating-point data is used to express 0, all data in the following range are turned to 0.
 - (a) Single-precision floating-point data: b0 to b31
 - (b) Double-precision floating-point data: b0 to b63
- 3. The setting range of floating decimal point data is as follows. *1
 - (a) Single-precision floating-point data

$$-2^{128}$$
 < Device data $\leq -2^{-126}$, 0, $2^{-126} \leq$ Device data < 2^{128}

- (b) Double-precision floating-point data
 - -2^{1024} < Device data $\le -2^{-1022}, 0, 2^{-1022} \le$ Device data < 2^{1024}
- 4. Do not specify -0 in floating-point data (only when the most significant bit of the floating-point real number is 1). (An operation error will occur if floating-point operation is performed with -0.)

When -0 is specified, the following CPU module internally converts the value to 0 to perform a floating-point operation. Therefore an operation error does not occur.

• The High Performance model QCPU with the internal processing set to "double precision". *2(Double precision is set by default for the floating-point operation processing.)

When -0 is specified, the following CPU module performs a floating-point operation with -0, keeping its processing speed. Therefore an operation error occurs.

- Basic model QCPU *3
- High Performance model QCPU where internal operation is set to single precision *2
- · Process CPU
- · Redundant CPU
- Universal model QCPU
- LCPU
- *1: For operations when a real number is out of range and operations when an invalid value is input, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).
- *2: Switch between single precision and double precision of the internal operation of floating-point operation in the PLC system of the PLC parameter dialog box. For the single precision and double precision of floating-point operation, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).
- *3: The Basic model QCPU can perform floating-point operation if its first five digits of serial No. are "04122 or later".

3.2.5 Using character string data

Character string data is character data used by basic instructions and application instructions.

The target ranges from the designated character to the NULL code (00_H) that indicates the end of the character string.

(1) When designated character is the NULL code

One word is used to store the NULL code.

```
M0

SMOV " " D0

NULL

Designation of NULL code (00H)

Character string data transfer instruction
```

(2) When character string is even

Uses (number of characters/2 + 1) words, and stores character string and NULL code.

For example, if "ABCD" is transferred to D0, the character string ABCD is stored at D0 and D1, and the NULL code is stored at D2. (The NULL code is stored as the last one word.)

(3) When number of characters is odd

Uses (number of characters/2) words (rounds up decimal fractions) and stores the character string and NULL code. For example, if "ABCDE" is transferred to devices starting from D0, the character string (ABCDE) and the NULL code are stored from D0 to D2. (The NULL code is stored into the upper 8 bits of the last one word.)

```
M0

SMOV "ABCDE" D0

D0 42H 41H

D1 44H 43H

D2 NULL 45H

Designation of a character string composed of odd numbers

Character string data transfer instruction
```

(1) Overview of indexing

(a) Indexing is an indirect setting made by using an index register.

When an Indexing is used in a sequence program, the device to be used will become the device number specified directly plus the contents of the index register.

For example, if D2Z2 has been specified, the specified device is calculated as follows: D(2+3) = D5 and the content of Z2 is 3 become the specified device.

- (b) Indexing with 32-bit index registers in addition to 16-bit index registers is available with the Universal model QCPU and LCPU.
- (2) Indexing with 16-bit index registers
 - (a) Example of indexing

Each index register can be set between -32768 and 32767.

Indexing is performed in the way shown below:

(b) Devices to which indexing can be used

With the exception of the restrictions noted below, Indexing can be used with devices used with contacts, coils, basic instructions, and application instructions.

1) Devices to which indexing can not be used

.	
Device	Meaning
E	Floating decimal point data
\$	Character string data
0.0	Bit designated for word device
FX, FY, FD	Function devices
Р	Pointers used as labels
I	Interrupt pointers used as labels
Z	Index register
S	Step relay
TR	SFC transfer devices*1
BL	SFC block devices*1

*1: SFC transfer devices and SFC block devices are devices for SFC use.


Refer to the manual below for how to use these devices.

- MELSEC-Q / L / QnA Programming Manual (SFC)
- 2) Devices with limits for use with index registers

Device	Meaning	Application Example
Т	Only Z0 and Z1 can be used for timer contacts and coils.	T0Z0 K100 T1Z1
С	Only Z0 and Z1 can be used for counter contacts and coils.	C0Z1 C1Z0

Remark

For timer and counter present values, there are no limits on index register numbers used.



(c) A case where Indexing has been performed, and the actual process device, would be as follows:

(When Z0 = 20 and Z1 = -5)




Fig. 3.7 Ladder Example and Actual Process Device

(3) Indexing with 32-bit (Universal model QCPU (excluding Q00UJCPU) and LCPU)

A method of specifing index registers in indexing with 32-bit can be selected from the following two methods.


- Specifing the index registers' range used for indexing with 32-bit.
- Specifing the 32-bit indexing using "ZZ" specification.



32-bit indexing with the "ZZ" specification is only available for the following CPU modules. See the programming tool operating manual for the available programming tools.


- The first five digits of the serial No. for QnU(D)(H)CPU is "10042" or higher. (excluding Q00UJCPU)
- QnUDE(H)CPU
- LCPU


- (a) Example of specifing the range of index registers for use of 32-bit indexing.
 - 1) Each index register can be set between -2147483648 and 2147483647. An example of indexing is shown below.



2) Specification method

For indexing with a 32-bit index register, specify the head number of an index register to be used on the Device tab of the Q parameter setting screen.





GX Developer 8.68R or earlier

GX Developer 8.68W or later

Fig. 3.8 Setting windows for ZR device indexing setting parameter

Point P

When the head number of the index register used is changed on the Device tab of the Q parameter setting screen, do not change the parameters only or do not write only the parameters into the programmable controller. Be sure to write the parameter into the programmable controller with the program.

When the parameter is forced to be written into the programmable controller, an error of CAN'T EXE. PRG. occurs. (Error code: 2500)

3) Device that indexing can be used

Indexing can be used only for the device shown below.

Device	Meaning
ZR	Serial number access format file register
D	Extended data register (D)
W	Extended link register (W)

4) Usable range of index registers

The following table shows the usable range of index registers for indexing with 32-bit index registers. For indexing with 32-bit index registers, the specified index register (Zn) and the next index register of the specified register (Zn+1) are used. Be sure not to overlap index registers to be used.

Setting Value	Index Registers to be Used	Setting Value	Index Registers to be Used
Z0	Z0, Z1	Z10	Z10, Z11
Z1	Z1, Z2	Z11	Z11, Z12
Z2	Z2, Z3	Z12	Z12, Z13
Z3	Z3, Z4	Z13	Z13, Z14
Z4	Z4, Z5	Z14	Z14, Z15
Z5	Z5, Z6	Z15	Z15, Z16
Z6	Z6, Z7	Z16	Z16, Z17
Z7	Z7, Z8	Z17	Z17, Z18
Z8	Z8, Z9	Z18	Z18, Z19
Z9	Z9, Z10	Z19	Cannot be specified

5) An example of indexing and the actual process device are as follows.

(When Z0 (32-bit) = 100000 and Z2 (16-bit) = -20)




Fig. 3.9 Ladder Example and Actual Process Device

- (b) Example of specifing 32-bit indexing with "ZZ" specification.
 - 1) One index register can specify 32-bit indexing by using "ZZ" specification such as "ZR0ZZ4". The 32-bit indexing with "ZZ" specification is as follows.



2) Specification method

To perform 32-bit indexing by using "ZZ" specification, select "Use of ZZ" in "Indexing Setting for ZR Device" in PC parameter.



Fig. 3.10 Setting window for indexing setting parameter for ZR device

3) Device that indexing can be used

The following device is available for indexing.

Device	Meaning
ZR	Serial number access format file register
D	Extended data register (D)
W	Extended link register (W)

4) Usable range of index registers

The following table shows the usable range of index registers in 32-bit indexing used "ZZ" specification.

The 32-bit indexing with "ZZ" specification is specified as the format ZRmZZn.

Specifying ZRmZZn enables Zn and Zn+1 of 32-bit values to index the device number, ZRm,

"ZZ" specification*1	Index Registers Used	"ZZ" specification*1	Index Registers Used
∷zzo	Z0, Z1	⊞ ZZ10	Z10, Z11
∷ZZ1	Z1, Z2	∷ZZ11	Z11, Z12
∷ZZ2	Z2, Z3	∭ZZ12	Z12, Z13
□ZZ3	Z3, Z4	⊞ZZ13	Z13, Z14
∷ZZ4	Z4, Z5	⊞ZZ14	Z14, Z15
□ ZZ5	Z5, Z6	⊞ZZ15	Z15, Z16
⊠ZZ6	Z6, Z7	⊞ZZ16	Z16, Z17
∷zz7	Z7, Z8	∷ZZ17	Z17, Z18
∷ZZ8	Z8, Z9	∷ZZ18	Z18, Z19
∷ZZ9	Z9, Z10	∷ZZ19	Not available

^{*1:} Refers to device name (ZR) for indexing target.

5) The 32-bit indexing used "ZZ" specification and the acutual processing device are as follows.

(Z0 (32-bit) = 100000.Z2 (16-bit) = -20)




Fig.3.10 Ladder Example and Actual Process Device

6) Available functions for "ZZ" specification

The 32-bit indexing specification with "ZZ" specification applies in the following functions.


NI-	For the New and Provinting
No.	Function Name and Description
1	Specifing devices in program instruction
2	Monitoing device registrations
3	Testing devices execution type
4	Testing devices with conditions
5	Setting monitor conditions
6	Tracing sampling (Trace point (specifing devices), trace taget device)
7	Data logging function (Sampling interval (specifying devices), logging target data)



ZZn cannot be used alone as a device like "DMOV K100000 ZZ0". When setting values of index registers to specify 32-bit indexing with "ZZ" specification, set the value of Zn ($Z0\sim Z19$).


ZZn alone cannot be input to each function.

(4) Index modification using extended data register (D) and extended link register (W) (Universal model QCPU (excluding Q00UJCPU) and LCPU) Like index modification using data register (D) and link register (W) of internal user device, a device can be specified by index modification within the range of the extended data register (D) and extended link register (W).



1) Index modification where the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W)


The specification of index modification where the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W) cannot be made. If doing so, an error occurs when the device range check is enabled at index modification (error code: 4101).



2) Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W)


Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W) will not cause an error.

However, an error occurs if the index modification result of file register (ZR), extended data register (D), and extended link register exceeds the file register range (error code: 4101).



- (5) Other index modifications
 - (a) Bit data

Device numbers can be index modified when performing digit designation. However, Indexing is not possible by digit designation.



(b) Both I/O numbers and buffer memory number can be performed indexing with intelligent function module devices*1.

(c) Both network numbers and device numbers can be performed indexing with link direct devices*1.

- *1: For the intellingent function module device, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
- (d) When indexing is used for multiple CPU shared devices*2, indexing for the head I/O numbers of CPU modules and indexing for the CPU shared memory address are automatically executed.

```
MOV U3E0Z1\G0Z2 D0 

If Z1=2 and Z2=8, then U3E(0+2)\G(0+8)=U3E2\G8
```

- *2: For the multiple CPU shared device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
- (e) Index modification using extended data register (D) and extended link register (W) by 32 bits (Universal model QCPU(except Q00UJCPU) and LCPU.)

Like index modification using file register (ZR), index modification using extended data register (D) and extended link register (W) by 32 bits can be performed by the following two methods.

- · Specifing the index registers' range used for indexing with 32-bit.
- · Specifing the 32-bit indexing using "ZZ" specification.



32-bit indexing with the "ZZ" specification is only available for the following CPU modules. See the programming tool operating manual for the available programming tools.

- The first five digits of the serial No. for QnU(D)(H)CPU is "10042" or higher. (except Q00UJCPU)
- QnUDE(H)CPU
- LCPU

(6) Cautions

(a) Performing indexing between the FOR and NEXT instructions


Pulses can be output between the FOR and NEXT instructions by use of the edge relay (V). However, pulse output using the PLS/PLF/pulse (\square P) instruction is not allowed.

[When edge relay is used]

[When edge relay is not used]

(M0Z1 provides normal pulse output.)

(M0Z1 does not provide normal pulse output.)





The ON/OFF data of X0Z1 is stored by the edge relay V0Z1. For example, the ON/OFF data of X0 is stored by V0, and that of X1 by V1.


(b) Performing indexing with the CALL instruction

Pulses can be output with the CALL instruction by use of the edge relay (V). However, pulse output using the PLS/ PLF/pulse (
P) instruction is not allowed.

[When edge relay is used]

[When edge relay is not used] (M0Z1 does not provide normal pulse output.)

(M0Z1 provides normal pulse output.)



- Device range check during indexing
 - 1) Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU Device range checks are not conducted during indexing.

Therefore, when the data after index modification exceed the user specified device range, the data is written to another device without causing an error.

(Note, however, that when the data after index modification is written to the device for system use exceeding the user specified device range, an error occurs. (Error code: 1103))

Take extra precaution when using indexing in programming.

- 2) Universal model QCPU and LCPU
 - The device range is checked for indexing.

With changing the settings of the PLC parameter, the device range is not checked.

(d) Changing indexing with 16-bit index register for indexing with 32-bit index register


For changing indexing with 16-bit index register for indexing with 32-bit index register, check if the program has enough spaces for indexing.

For indexing with 32-bit index registers, the specified index register (Zn) and the next index register of the specified register (Zn+1) are used. Be sure not to overlap index registers to be used.

3.4 Indirect Specification

(1) Indirect Specification

(a) Indirect specification is a method that specifies address of the device to be used in a sequence program using two word devices (two points of word device). Use indirect specification as index modification when the index register is insufficient.



- (b) Specify the device to be used for specifying the address as "@ + (word device number)". For example, when @D100 is specified, the device address will be the contents of D101 and D100.
- (c) The address of the device specified indirectly can be confirmed with the ADRSET instruction. For the ADRSET instruction, refer to Page 611, Section 7.18.6.
- (2) Indirect specification available devices

The following table shows that the CPU module devices can be specified indirectly.

De	evice Type	Availability of Indirect Specification	Example of Indirect Specification
	Bit device *1	N/A	
Internal user device	Word device *1	Available	• @D100 • @D100Z2 *2
	Bit device *1	N/A	
Link direct device	Link direct device Word device *1 Available*3		• @J1\W10 • @J1Z1\W10Z2 *2
Intelligent function module	device	Available*3	• @U10\G0 • @U10Z1\G0Z2 *2
Index register	Index register		
File register		Available	• @R0, @ZR20000 • @R0Z1,@ZR20000Z1 *2
Extended data register (D)		Available	• @D1000
Extended link register (W)		Available	• @W1000
Nesting	Nesting		
Pointer			
Constants			
Other	SFC block device	N/A	
	SFC transition device		
	Network No. specification device		
	I/O No. specification device		

^{*1:} For the device names, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)


^{*2:} Indicates when index modification by an index register is performed.

^{*3:} Indirect specification is possible, but the address can not be written with the ADRSET instruction.

(3) Precautions

(a) The address for indirect specification uses two words. Therefore, to substitute indirect specification for index modification, the addition/subtraction of 32-bit data is required. The following is the ladder used for the address addition/subtraction of the device stored in D1 and D0 for indirect specification.

[To add "1" to the address of the device for indirect specification]



[To subtract "1" from the address of the device for indirect specification]


```
DDECP D0

Device used for indirect specification

32-bit instruction
```

(b) Indirect specification of extended data register (D) and extended link register (W) Indirect specification with indirect address can be performed in the extended data register (D) and extended link register (W).

Note that when indirect specification is performed to the extended data register (D) and data register (D) in internal device or to the extended link register (W) and link register (W) in internal device, the areas of the internal user device and extended data register (D) or extended link register (W) are not treated as a sequence.



3.5 Reducing Instruction Processing Time

3.5.1 Subset Processing

Subset processing is used to place limits on bit devices used by basic instructions and application instructions in order to increase processing speed.

However, the instruction symbol does not change.

To shorten scans, run instructions under the conditions indicated below.

(1) Conditions which each device must meet for subset processing

(a) When using word data

Device	Condition
	Designates a bit device number in a factor of 16.
Bit device	Only K4 can be designated for digit designation.
	Does not perform indexing.
	Internal user device.
Word device	• File register (R, ZR *4)
	Multiple CPU shared device *1, *2
	• Index register (Z) / Standard device register (Z) *3
Constants	No limitations

(b) When using double word data

Device	Condition
	Designates a bit device number in a factor of 16.
Bit device	Only K8 can be designated for digit designation.
	Does not perform indexing.
Word device	Internal user device.
	• File register (R, ZR *4)
	Multiple CPU shared device *1, *2
	Index register (Z) / Standard device register (Z) *3
Constants	No limitations

(c) When using bit data

Device	Condition
Bit device	Internal user device (indexing possible)
	Bit specification of internal user device
Word device	Bit specification of file register (R, ZR *4)
	• Bit specification of multiple CPU shared device *1, *2

^{*1:} Only for Universal model QCPU

^{*2:} Valid only for the multiple CPU high speed transmission area (from U3En\G10000) (Excluding the case that indexing is executed for the head I/O number of the CPU module (U3En\G10000))

^{*3:} Applies only to Universal model QCPU and LCPU.

^{*4:} Applies only to Universal model QCPU (excluding Q00UJCPU) and LCPU.


(2) Instructions for which subset processing can be used

Types of Instructions	Instruction Symbols
Contact instructions	LD,LDI,AND,ANI,OR,ORI,LDP,LDF,ANDP,ANDF,ORP,ORF,LDPI,ANDPI,ANDFI,ORPI,ORFI
Output instructions	OUT,SET,RST
Comparison operation instruction	•=,<>,<,<=,>,>=,D=,D<>,D<=,D<,D<=,D>,D>=
Arithmetic operation	• +,-,*,/,INC,DEC,D+,D-,D*,D/,DINC,DDEC
Antimetic operation	• B+,B-,B*,B/, E+,E-,E*,E/
Data conversion instructions	• BCD, BIN, DBCD, DBIN, FLT, DFLT, INT, DINT
Data transfer instruction	• MOV, DMOV, CML, DCML, XCH, DXCH
	• FMOV, BMOV, EMOV
Program branch instruction	• CJ, SCJ, JMP
Logic operations	• WAND, DAND, WOR, DOR, WXOR, DXOR, WXNR, DXNR
Rotation instruction	• RCL, DRCL, RCR, DRCR, ROL, DROL, ROR, DROR
Shift instruction	• SFL, DSFL, SFR, DSFR
Data processing instructions	• SUM, SEG
Structure creation instructions	• FOR, CALL

3.5.2 Operation processing with standard device registers (Z) (Universal model QCPU and LCPU only)

Operation processing time can be reduced with standard device registers (Z).

The following shows an example program with standard device registers.



Operation processing time is reduced with the instructions that the subset processing is possible.

For the number of steps, refer to Page 110, Section 3.8.

For the operation time for each instruction, refer to Page 706, Appendix 1.



Because standard device registers are the same devices as index registers, do not use device numbers of the standard device registers for the index registers.

3.6 Cautions on Programming (Operation Errors)

Operation errors are returned in the following cases when executing basic instructions and application instructions with CPU module:

- An error listed on the explanatory page for the individual instruction occurred.
- When an intelligent function module device is used, no intelligent function module is installed at the specified I/O number position.
- · When an intelligent function module device is used, the specified buffer memory address does not exist.
- The relevant network does not exist when using a link device.
- When a link device is used, no network module is installed at the specified I/O number position.
- When a multiple CPU shared device is used, a CPU module is not installed at the head I/O number position of the specified CPU module.
- · When a multiple CPU shared device is used, the specified shared memory address does not exist.
- The setting of the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W).

(Universal model QCPU (excluding Q00UJCPU) and LCPU)



If data is read from or written to a file register when no file register file is set in parameter or the file register file set in parameter is not found, the following occurs.


- (1) For the High Performance model QCPU, Process CPU, and Redundant CPU
 An error does not occur even when writing/reading to/from file register is performed. However, "0_H" is stored when reading from file register is performed.
- (2) For the Universal model QCPU and LCPU The OPERATION ERROR (error code:4101) occurs when writing/reading to/from file register is performed.

(1) Device range check

Device range checks for the devices used by basic instructions and application instructions in CPU module are as indicated below:

- (a) Instructions for specified each device, including MOV and DMOV
 - For the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU
 The device range is not checked. In cases where the corresponding device range is exceeded, data is written to other devices. *1

For example, in a case where the data register has been allocated 12k points, there will be no error even if it exceeds D12287.



Device range checks are not conducted also in cases where indexing is being performed.

In cases where the corresponding device range is exceeded as the result of performing indexing, data is written to other devices.*¹

*1: For the assignment order of internal user devices, refer to this Section (c) Character string data.

2) Universal model QCPU and LCPU

The device range is checked. When the device number is outside the device range, an operation error occurs. For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.

The device range is checked even though indexing is executed.

With changing the settings of the PLC parameter, the device range is not checked.*2

- *2: For changing the settings of the PLC parameter on GX Developer, refer to the following manual.
 - QCPU User's Manual (Function Explanation, Program Fundamentals)
- (b) Instructions for a block of devices, including BMOV and FMOV
 - For the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU
 The device range is checked.

When the device number is outside the device range, an operation error occurs.

For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.

Device range checks are also conducted when indexing is performed.


However, if indexing has been conducted, there will be no error returned if the initial device number exceeds the relevant device range.

2) Universal model QCPU and LCPU

The device range is checked.

When the device number is outside the device range, an operation error occurs.

For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.



The device range is checked even though indexing is executed.

An error occurs when the head device number of the devices with indexing exceeds the device range.

```
MOV K2 Z1

When D12287 is specified with the BMOV instruction, the target devices are D12287 and D12288. However, an operation error occurs because D12288 does not exist.

An operation error occurs since head device number is D12289 that exceeds the device range.
```

With changing the settings of the PLC parameter, the device range is not checked.*2

- *2: For changing the settings of the PLC parameter on GX Developer, refer to the following manual.
 - QCPU User's Manual (Function Explanation, Program Fundamentals)

(c) Character string data

Because all character string data is of variable length, device range checks are performed.

In cases where the corresponding device range has been exceeded, an operation error will be returned.


For example, in a case where the data register has been allocated 12k points, there will be an error if it exceeds D12287.

However, with the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU, when indexing is executed and the head device number is outside the device range, no error occurs and the other devices are accessed.

When performing the following access in Universal model QCPU or LCPU, an error (error code: 4101) occurs.

 Access crossing the boundary of devices caused by indexing (range of A area)

The allocation order of individual devices is shown below:



- 2) Access crossing the boundary of file registers caused by indexing
- 3) Access to file registers (R, ZR) without setting file register files

3.6

4) Access to file registers (R, ZR) exceeded the range of file register files

Presetting PC parameter not to check indexing device range enables the Universal model QCPU not to detect an error in the above accesses from 1) to 4).

Detecting an error in the above accesses from 1) to 4), however, depends on the serial No. of Universal model QCPU. *2

Setting device range in indexing	First 5 digits of serial No. for Universal model QCPU				
Setting device range in indexing	Serial No."10021" or lower	Serial No."10022" or higer			
Set	Detected errors in acce	sses 1) to 4)			
Not set	Detected errors in accesses 2) to 4)	Not detected			

*2: For changing the settings of the PLC parameter, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).



When indexing is executed only with Universal model QCPU or LCPU, devices between internal user devices (SW) and file registers (R) cannot be skipped. (Error code: 4101).




For how to change the internal user device allocation, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.

- (d) Device range checks are conducted when indexing is performed by direct access output (DY).
- (e) Precautions for using the extended data register (D) or extended link register (W) (for the Universal model QCPU except the Q00UJCPU, and LCPU)

With the following specification methods, data cannot be specified crossing over the boundary of the internal user device and extended data register (D) or extended link register (W). Doing so causes "OPERATION ERROR" (error code: 4101).

- Index modification
- · Indirect specification
- Specification with the instructions that handle data blocks^{*1}



- *1 Data block indicates the following data.
 - Data used in the instructions, such as FMOV, BMOV, BK+, which multiple words are targeted for operation
 - · Control data, composed of two or more words, specified in the instructions, such as SP.FWRITE, SP.FREAD
 - Data whose data type is 32-bit or more (BIN 32-bit, real number, indirect address of the device)

(2) Device data check

Device data checks for the devices used by basic instructions and application instructions in CPU module are as indicated below:

(a) When using BIN data

No error is returned even if the operation results in overflow or underflow. The carry flag does not go on at such times, either.

- (b) When using BCD data
 - 1) Each digit is check for BCD value (0 to 9). An operation error is returned if individual digits are outside the 0 to 9 (A to F) range.
 - 2) No error is returned even if the operation results in overflow or underflow. The carry flag does not go on at such times, either.
- (c) When using floating-point data
 - 1) An operation error occurs when the following operation results are returned with the single-precision floating-point operation instruction.

When the absolute value of the floating decimal point data is 1.0×2^{-127} or lower

When absolute value of floating decimal point data is 1.0×2^{128} or higher

2) An operation error occurs when the following operation results are returned with the double-precision floating-point operation instruction.

When the absolute value of the floating decimal point data is 1.0×2^{-1023} or lower

When absolute value of floating decimal point data is 1.0×2^{1024} or higher

(d) Using character string data

No data check is conducted.

(3) Buffer memory access

For accessing buffer memories, using instructions with intelligent function module devices (from Un\G0) is recommended.

(4) Multiple CPU shared memory access

For accessing multiple CPU shared memories, using instructions with multiple CPU shared devices (from U3En\G10000) is recommended.

3.7 Conditions for Execution of Instructions

The following four types of execution conditions exist for the execution of CPU module sequence instructions, basic instructions, and application instructions:

· Non-conditional execution.......Instructions executed without regard to the ON/OFF status of the device

Example LD X0, OUT Y10

Executed at ON.....Instructions executed while input condition is ON

Example MOV instruction, FROM instruction

• Executed at leading edge.....Instructions executed only at the leading edge of the input condition (when it goes from OFF to ON) Example

PLS instruction, MOVP instruction.

• Executed at trailing edge......Instructions executed only at the trailing edge of the input condition (when it goes from

ON to OFF) Example

PLF instruction.

For coil or equivalent basic instructions or application instructions, where the same instruction can be designated for either execution at ON or leading edge execution, a "P" is added after the instruction name to specify the condition for execution.

- Instruction to be executed at ON Instruction name
- Instruction to be executed at leading edge Instruction name + F

Execution at ON and execution at leading edge for the MOV instruction are designated as follows:

3.8 Counting Step Number

The number of steps in CPU module sequence instructions, basic instructions, and application instructions differs depending on whether indirect setting of the device used is possible or not.

(1) Counting the number of basic steps

The basic number of steps for basic instructions and application instructions is calculated by adding the device number and 1.

For example, the "+ instruction" would be calculated as follows:

(2) Conditions for increasing the number of steps

The number of steps is increased over the number of basic steps in cases where a device is used that is designated indirectly or for which the number of steps is increased.

(a) When device is designated indirectly

In cases where indirect designation is done by @ ;; the number of steps is increased 1 step over the number of basic steps.

For example, when a 3-step MOV instruction is designated indirectly (example: MOV K4X0 <u>@D0</u>), one step is added and the instruction becomes 4 steps.

(b) Devices with additional steps (the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU)

Devices with Additional Steps	Added Steps	Example
Intelligent function module device		MOV <u>U4\G10</u> D0
Multiple CPU shared device		MOV <u>U3E1\G0</u> D0
Link direct device		MOV <u>J3\B20</u> D0
Index register	1	MOV <u>Z0</u> D0
Serial number access format file register		MOV <u>ZR123</u> D0
32-bit constant		DMOV <u>K123</u> D0
Real constant		EMOV <u>E0.1</u> D0
Character string constant	For even numbers: (number of characters) / 2	¢MOV/ "422" DO
Character string constant	For odd numbers: (number of characters + 1) / 2	\$MOV <u>"123"</u> D0

- (c) Devices with additional steps (Universal model QCPU(except Q00UJCPU) and LCPU)
 - 1) Instructions applicable to subset processing

The following table shows steps depending on the devices.

Instruction Symbols	Devices with Additional Steps	Added Steps (Number of Instruction Steps)	Basic Number of Steps
	Serial number access format file register,		
,LDI,AND,ANI,OR,ORI,	Extended data register (D),	1(2)	1
LDP,LDF,ANDP,ANDF,ORP,ORF	Extended link register (W)	1(2)	'
	Multiple CPU shared device*3		
	Serial number access format file register,		
LDBLLDE	Extended data register (D),	4/4)	0
LDPI,LDFI	Extended link register (W)	1(4)	3
	Multiple CPU shared device*3		

Instruction Symbols	Devices with Additional Steps	Added Steps (Number of Instruction Steps)	Basic Number of Steps
	Serial number access format file register,		
ANDRI ANDEI ORRI OREI	Extended data register (D),	1/5)	4
ANDPI,ANDFI,ORPI,ORFI	Extended link register (W)	1(5)	4
	Multiple CPU shared device*3		
	Serial number access format file register		
SET	Extended data register (D),	1(2)	1
SEI	Extended link register (W)	1(2)	
	Multiple CPU shared device*3		
	Timer/Counter	3(4)	
	Serial number access format file register		
OUT	Extended data register (D),	1(2)	1
	Extended link register (W)	.(=)	
	Multiple CPU shared device*3		
	Serial number access format file register		
RST (bit device)	Extended data register (D),	1(2)	1
(40.40.00)	Extended link register (W)	(=/	-
	Multiple CPU shared device*3		
	Timer/Counter	2(4)	
	(Bit/word device)	()	
RST (word device)	Serial number access format file register	4(0)	2
,	Extended data register (D),	1(3)	
	Extended link register (W)	4(2)	
	Multiple CPU shared device*3	1(3)	
	Standard device register *2	-1	
LD=,LD<>,LD<,LD<=,LD>,LD>=,	Serial number access format file register		
AND=,AND<>,AND<=,AND>=,	- · · · · · · · · · · · · · · · · · · ·		3
OR=,OR<>,OR<.OR<=,OR>,OR>=	Extended link register (W)		
	Multiple CPU shared device*3		
	Standard device register *2	-1	
LDD=,LDD<>,LDD<,LDD<=,LDD>=,	Serial number access format file register		
ANDD=,ANDD<>,ANDD<=,ANDD>,	Extended data register (D),		_
AND>=,ORD=,ORD<>,ORD<.ORD<=,	Extended link register (W)	1	3
ORD>,ORD>=	Multiple CPU shared device*3		
	Decimal constant, hexadecimal		
	constant, real constant		
	Standard device register *2	⊚ :-1	
+,-,+P,-P,WAND,WOR,WXOR,WXNR,	Serial number access format file register		3
WANDP,WORP,WXORP,WXNRP (2 devices)	Extended data register (D),	§1 :1, (D) :3	3
(2 devices)	Extended link register (W)	9, 9	
	Multiple CPU shared device*3		
	Standard device register *2	D :-1	
	Serial number access format file register		
D+,D-,D+P,D-P,DAND,DOR,DXOR,DXNR,	Extended data register (D),	§1 :1, ① :3	2
DANDP,DORP,DXORP,DXNRP (2 devices)	Extended link register (W)	,, <u></u> ,	3
(2 4011003)	Multiple CPU shared device*3		
	Decimal constant, hexadecimal	§1 :1	
	constant, real constant		
+,-,+P,-P,WAND,WOR,WXOR,WXNR,	Serial number access format file register		
WANDP,WORP,WXORP,WXNRP	Extended data register (D),	(si) , (si) :1, (d) :2	3
(3 devices)*1	Extended link register (W)		
	Multiple CPU shared device*3		

Instruction Symbols	Devices with Additional Steps	Added Steps (Number of Instruction Steps)	Basic Number of Steps
D+,D-,D+P,D-P,DAND,DOR,DXOR,DXNR,DANDP,DORP,DXORP,DXNRP	Serial number access format file register Extended data register (D), Extended link register (W)	§1, §2:1, © :2	3
(3 devices)*1	Multiple CPU shared device*3 Decimal constant, hexadecimal constant, real constant	§j) , [g) :1	
*, *P, /, /P	Serial number access format file register Extended data register (D), Extended link register (W) Multiple CPU shared device*3	§1 , §2 :1, © :2	3
D*, D*P, D/, D/P, E*, E*P	Serial number access format file register Extended data register (D), Extended link register (W) Multiple CPU shared device*3	§1 , §2 :1, © :2	3
	Decimal constant, hexadecimal constant, real constant	§1), §2):1	
	Index register/Standard device register *2	-1	
INC,INCP,DEC,DECP,DINC,DINCP, DDEC,DDECP	Serial number access format file register Extended data register (D), Extended link register (W)	3	2
	Multiple CPU shared device*3		
MOV,MOVP	Serial number access format file register Extended data register (D), Extended link register (W) Multiple CPU shared device*3	1	2
DMOV,DMOVP,EMOV,EMOVP	Serial number access format file register Extended data register (D), Extended link register (W) Multiple CPU shared device*3	1	2
	Decimal constant, hexadecimal constant, real constant		
BCD,BCDP,BIN,BINP,FLT,FLTP,CML,CMLP	Serial number access format file register Extended data register (D), Extended link register (W) Multiple CPU shared device*3	§1 :1, §2 :2	2
DBCD,DBCDP,DBIN,DBINP,INT,INTP,DINT,DINTP,DFLT,DFLTP,DCML,DCMLP	Serial number access format file register Extended data register (D), Extended link register (W) Multiple CPU shared device*3	§j :1, §j :2	2
	Decimal constant, hexadecimal constant, real constant	§1 :1	

^{*2:} The number of steps decreases with a standard device register.

^{*3:} Not available with LCPU.

When multiple standard device registers are used in an instruction applicable to subset processing, the number of steps decreases. The following table shows the number of steps for each instruction.

Instruction Symbols	Locations Where Standard Device Register Is Used	Added Steps (Number of Instruction Steps)	Basic Number of Steps
LD=,LD<>,LD<,LD<=,LD>,LD>=, AND=,AND<>,AND<=,AND>,AND>=, OR=,OR<>,OR<.OR<=,OR>,OR>= LDD=,LDD<>,LDD<,LDD<=,LDD>,LDD>=, ANDD=,ANDD<>,ANDD<=,ANDD<,ANDD<=,ANDD>=, ORD=,ORD=,ORD<>,ORD<=,ORD<=,ORD>,ORD>=,		-2(1)	3
+,-,+P,-P,D+,D-,D+P,D-P, WAND,WOR,WXOR,WXNR, DAND,DOR,DXOR,DXNR, WANDP,WORP,WXORP,WXNRP, DANDP,DORP,DXORP,DXNRP (2 devices)		-2(1)	3
	§1) , €2 , and D	-2(1)	
		-1(2)	
+,-,+P,-P,D+,D-,D+P,D-P, WAND,WOR,WXOR,WXNR, DAND,DOR,DXOR,DXNR, WANDP,WORP,WXORP,WXNRP, DANDP,DORP,DXORP,DXNRP	⑤ and ⑥ (only when that device that the number of steps does not increase is specified for ⑤)	±0(3)	3
(3 devices)*1	(only when a serial number access format file register is specified for ①)	+2(5)	
	§₁, §₂, and ᡚ	-2(1)	_
*, *P, /, /P	⑤ , or ⑤ and ⑥	-1(2)	3
	§₁, §₂, and ᡚ	-2(1)	
	§₁ , or §₂ and ᡚ	-1(2)	
D*, D*P, D/, D/P, E*, E*P	(only when that device that the number of steps does not increase is specified for ①)	±0(3)	3
	(only when a serial number access format file register is specified for (i))	+2(5)	
MOV,MOVP,DMOV,DMOVP,EMOV,EMOVP	(§1) and (D)	-1(1)	2
BCD,BCDP,BIN,BINP,DBCD,DBCDP, DBIN,DBINP,FLT,FLTP,DFLT,DFLTP, INT,INTP,DINT,DINTP,CML,CMLP, DCML,DCMLP	§1) and (D)	-1(1)	2


^{*1:} If the same device is used for $\S 1$ and $\S 2$, the number of basic steps increases by one.

2) Except Instructions applicable to subset processing
The following table shows steps depending on the devices.

Devices with Additional Steps	Added Steps	Example
Intelligent function module device		MOV <u>U4\G10</u> D0
Multiple CPU shared device		MOV <u>U3E1\G10000</u> D0
Link direct device		MOV <u>J3\B20</u> D0
Index register / standard device register		MOV <u>Z0</u> D0
Serial number access format file register	1	MOV <u>ZR123</u> D0
Extended data register(D)		MOV D123
Extended link register(W)		MOV W123
32-bit constant		DMOV <u>K123</u> D0
Real constant		EMOV <u>E0.1</u> D0
Character string constant	For even number: (number of characters) / 2 For odd numbers: (number of characters + 1) / 2	\$MOV <u>"123"</u> D0

(d) In cases where the conditions described in (a) to (c) above overlap, the number of steps becomes a culmination of the two.

Example MOV If <u>U1\G10</u> <u>ZR123</u> has been designated, a total of 2 steps are added.



3.9

3.9 Operation when the OUT, SET/RST, or PLS/PLF Instructions Use the Same Device


The following describes the operation for executing multiple instructions of the OUT, SET/RST, or PLS/PLF that use the same device in one scan.

(1) OUT instructions using the same device

Do not program more than one OUT instruction using the same device in one scan. If the OUT instructions using the same device are programmed in one scan, the specified device will turn ON or OFF every time the OUT instruction is executed, depending on the operation result of the program up to the relevant OUT instruction. Since turning ON or OFF of the device is determined when each OUT instruction is executed, the device may turn ON and OFF repeatedly during one scan. The following diagram shows an example of a ladder that turns the same internal relay (M0) with inputs X0 and X1 ON and OFF.

[Ladder]

[Timing Chart]



With the refresh type CPU module, when the output (Y) is specified by the OUT instruction, the ON/OFF status of the last OUT instruction of the scan will be output.


- (2) SET/RST instructions using the same device
 - (a) The SET instruction turns ON the specified device when the execution command is ON and performs nothing when the execution command is OFF.
 - For this reason, when the SET instructions using the same device are executed two or more times in one scan, the specified device will be ON if any one of the execution commands is ON.
 - (b) The RST instruction turns OFF the specified device when the execution command is ON and performs nothing when the execution command is OFF.
 - For this reason, when the RST instructions using the same device are executed two or more times in one scan, the specified device will be OFF if any one of the execution commands is ON.

(c) When the SET instruction and RST instruction using the same device are programmed in one scan, the SET instruction turns ON the specified device when the SET execution command is ON and the RST instruction turns OFF the specified device when the RST execution command is ON.

When both the SET and RST execution commands are OFF, the ON/OFF status of the specified device will not be changed.

[Ladder]

[Timing Chart]



When using a refresh type CPU module and specifying output (Y) in the SET/RST instruction, the ON/OFF status of the device at the execution of the last instruction in the scan is returned as the output (Y).

(3) PLS instructions using the same device

The PLS instruction turns ON the specified device when the execution command is turned ON from OFF. It turns OFF the device at any other time (OFF to OFF, ON to ON, or ON to OFF).

If two or more PLS instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned ON from OFF and turns OFF the device in other cases.


For this reason, if multiple PLS instructions using the same device are executed in a single scan, a device that has been turned ON by the PLS instruction may not be turned ON during one scan.

[Ladder]


3.9

[Timing Chart]

• The ON/OFF timing of the X0 and X1 is different. (The specified device does not turn ON throughout the scan.)



• The X0 and X1 turn ON from OFF at the same time.



When using a refresh type CPU module and specifying output (Y) in the PLS instructions, the ON/OFF status of the device at the execution of the last PLS instruction in the scan is returned as the output (Y).


(4) PLF instructions using the same device

The PLF instruction turns ON the specified device when the execution command is turned OFF from ON. It turns OFF the device at any other time (OFF to OFF, OFF to ON, or ON to ON).

If two or more PLF instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned OFF from ON and turns OFF the device in other cases.


For this reason, if multiple PLF instructions using the same device are executed in a single scan, a device that has been turned ON by the PLF instruction may not be turn ON during one scan.

[Ladder]




[Timing Chart]

• The ON/OFF timing of the X0 and X1 is different. (The specified device does not turn ON throughout the scan.)



• The X0 and X1 turn OFF from ON at the same time.



When using a refresh type CPU module and specifying output (Y) in the PLF instructions, the ON/OFF status of the device at the execution of the last PLF instruction in the scan is returned as the output (Y).

3.10 Precautions for Use of File Registers

This section explains the precautions for use of the file registers in the QCPU and LCPU.

(1) CPU modules that cannot use file registers

The Q00JCPU and Q00UJCPU cannot use the file registers. When using the file registers, use the CPU module of other than the Q00JCPU and Q00UJCPU.

(2) Setting of file registers to be used

When using the file registers, the file registers to be used must be set with the PLC parameter or QDRSET instruction. (The PLC parameters of the Q00CPU, Q01CPU and LCPU need not be set since they are preset to "Use file register". QDRSET instructions are not available with LCPU.) If the file registers to be used have not been set, normal operation cannot be performed with the instructions that use the file registers.



Even when file registers to be used are not set in the PLC parameter, a program that uses file registers can be created. For the CPU module other than the Universal model QCPU and LCPU, an error does not occur when that program is written to the CPU module.

However, note that the correct data cannot be written/read to/from the file register.

For the Universal model QCPU and LCPU, an error occurs if the program where file registers are used is executed.

- (3) Securing of file register area
 - (a) High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU When using file registers, register the file registers to the standard RAM/memory card to secure the file register area.
 - (b) Basic Model QCPU (except Q00JCPU)
 The file register area has been secured in the standard RAM beforehand. The user need not secure the file register area.
 - (c) LCPU

To use the file register, secure a file register area by registering the file register in standard RAM.

The following table indicates the memories that can use the file registers in each CPU module.

Memory Standard RAM	High Performance model QCPU Process CPU Redundant CPU Universal model QCPU (except Q00UJCPU)	Basic Model QCPU (except Q00JCPU), LCPU
Standard RAM	0	0
Memory card *1 *2	○*3	×

- \bigcirc : Can be registered, \times : Cannot be registered.
- *1: When the flash memory is used, only read from the file registers can be performed. (Write to the flash ROM cannot be performed.)
- *2: When the E²PROM is used, write to the E²PROM can be performed with the PROMWR instruction.
- *3: Unusable for the Q00UCPU and Q01UCPU.



For the file register setting method and file register area securing method, refer to User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.

- (4) Designation of file register number in excess of the registered number of points
 - (a) Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU An error will not occur if data are written or read to or from the file registers that have numbers greater than the registered number of points. However, note that the read/write of correct data to/from the file registers cannot be performed.
 - (b) Universal model QCPU and LCPU


 When data are written to or read from the file registers that are not registered, an error occurs. (Error code: 4101)

(5) File register specifying method

There are the block switching method and serial number access method to specify the file registers.


(a) Block switching method

In the block switching method, specify the number of used file register points in units of 32k points (one block). For file registers of 32k points or more, specify the file registers by switching the block No. to be used with the RSET instruction. Specify each block as R0 to R32767.



(b) Serial number access method

In the serial number access method, specify the file registers beyond 32k points with consecutive device numbers. The file registers of multiple blocks can be used as consecutive file registers. Use "ZR" as the device name.



(6) Settings and restrictions when refreshing file registers

(a) Settings

The settings of refresh devices are as follows.

- Refresh settings for CC-Link IE Controller Network (Cannot be set on LCPU.)
- Refresh settings for CC-Link IE Field Network (Cannot be set on Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU whose serial number (first five digits) is "12011" or earlier, and LCPU whose serial number (first five digits) is "13011" or earlier.)
- · Refresh settings for MELSECNET/H (Cannot be set on LCPU.)
- · Refresh settings for CC-Link
- · Auto refresh settings for the intelligent function module
- · Auto refresh settings for the multiple CPU system (Cannot be set on LCPU.)


(b) Restrictions

The restrictions when specifying file registers to refresh devices are as follows.

- 1) On QCPU, Refresh cannot be performed correctly if the use of file register which has the same name as the program is specified by the PLC parameter.
 - When the file register which has the same name as the program is used, refresh is performed to the data of the file register having the same name as the program that is set at the last number in the [Program] tab page of PLC parameter. To read/write the refresh data, specify the file register to the refresh device after switching the file register to the corresponding one with the QDRSET instruction.
- 2) Refresh cannot be performed correctly if the file name of file register or the drive number is changed by the QDRSET instruction. (QDRSET instructions are not available with LCPU.)

 If the file name of file register or the drive number is changed by the QDRSET instruction, link refresh is performed to the data of the setting file at the time of the END instruction execution. To read/write the refresh data, specify the file register of the setting file at the time of the END instruction execution.


 If the drive number is changed by the QDRSET instruction when "ZR" is specified for the device in the CPU modules other than the Universal model QCPU, an error (LINK PARA ERROR (3101)) occurs. (Note that an error does not occur when "R" is specified for the device.)
- 3) When a block number is switched by the RSET instruction, refresh is performed to the data of the file register (R) in the switched block number.
 When a block number is switched by the RSET instruction, refresh is performed to the data of the file register (R) in the block number at the time of the END instruction execution. To read/write the refresh data, specify the file register of the block number at the time of the END instruction execution.
- (7) Precautions when file registers in the flash memory are used This section explains the precautions for use of the flash memory.
 - (a) The following flash memory can be used.
 - · Flash card
 - (b) File registers in the flash memory can be only read in a sequence program. (Write to the flash memory cannot be performed in a sequence program.)



When using the flash memory for the file registers, write data in advance. Using GX Developer or GX Works2, write data to the flash card.

CHAPTER 4 HOW TO READ INSTRUCTIONS

The description of instructions that are contained in the following chapters are presented in the following format.



- 1) Code used to write instruction (instruction symbol).
- 2) Section number described.
- 3) Shows if instructions are enabled or disabled for each CPU module type.

		lc	on			
Basic model QCPU	High Performance model QCPU	Process CPU	Redundant CPU	Universal model QCPU	LCPU	Meaning
Basic	High performance	Process	Redundant	Universal	LCPU	A normal icon means the corresponding instruction can be used.
Ver. Basic	Ver. High performance	Ver. Process	Ver. Redundant	Ver. Universal	Ver. LCPU	The icon with Ver. means the instruction can be used with some restrictions (e.g., function version, software version).
Basic	High performance	Process	Redundant	Universal	LCPU	The icon with \times (cross) means the corresponding instruction cannot be used.

4) Indicates ladder mode expressions and execution conditions for instructions.

Execution Condition	Non- conditional Execution	Executed while ON	Executed One Time at ON	Executed while OFF	Executed One Time at OFF
Code recorded on	No symbol		+		
description page	recorded				+_

5) Indicates the data set for each instruction and the data type.

Data Type	Meaning
Bit	Bit data or head number in bit data
BIN 16 bits	BIN 16-bit data or head number in word device
BIN 32 bits	BIN 32-bit data or head number in double word device
BCD 4-digit	4-digit BCD data
BCD 8-digit	8-digit BCD data
Real number	Floating decimal point data
Character string	Character string data
Device name	Device name data

6) Devices which can be used by the instruction in question are indicated with circle. The types of devices that can be used are as indicated below:

Setting Data	Internal Dev (System, Us		File Register	Link direct		Intelligent function	Index register	Constant	Others *5
	Bit	Word	R, ZR	Bit	Word	module U ∷\G ∷	Zn	*5	
Applicable devices *1	X, Y, M, L, SM, F, B, SB, FX, FY *2	T, ST, C, *3 D, W, SD, SW, FD, @	R, ZR	J □ /SB J □ /X	J⊜/sw J⊡/M	∪ []] (Z	K, H , E, \$	P, I, J, U, DX, DY, N, BL, TR, BL\S,V


- *1: For the description for the individual devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
- *2: FX and FY can be used only for bit data, and FD only for word data.
- *3: When T, ST and C are used for other than the instructions below, only word data can be used. (Bit data cannot be used.)
 - [Instructions that can be used with bit data]
 - LD, LDI, AND, ANI, OR, ORI, LDP, LDF, ANDP, ANDF, ORP, ORF, LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI, OUT, RST
- *4: Usable with the CC-Link IE controller network, CC-Link IE Field Network, MELSECNET/H, and MELSECNET/10.
- *5: Devices which can be set are recorded in the "Constant" and the "Other" columns.
- 7) Indicates the function of the instruction.
- 8) Indicates conditions under which error is returned, and error number. See Page 104, Section 3.6 for errors not included here
- 9) Indicates both ladder and list for simple program example. Also indicates the types of individual devices used when the program is executed.

CHAPTER 5 SEQUENCE INSTRUCTIONS

5.1 Contact Instructions

5.1.1 LD, LDI, AND, ANI, OR, ORI





© : Devices used as contacts (bits)

Setting	Internal Devices		R, ZR	J	N.C.	U NG	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O::\G::	2.11	Constants	DX, BL
S				0				-	0

Function

LD, LDI

- (1) LD is the A contact operation start instruction, and LDI is the B contact operation start instruction. They read ON/OFF information from the designated device*1, and use that as an operation result.
 - *1: When a bit designation is made for a word device, the device turns ON or OFF depending on the 1/0 status of the designated bit.

AND, ANI

- (1) AND is the A contact series connection instruction, and ANI is the B contact series connection instruction. They read the ON/OFF data of the designated bit device*², perform an AND operation on that data and the operation result to that point, and take this value as the operation result.
 - *2: When a bit designation is made for a word device, the device turns ON or OFF depending on the 1/0 status of the designated bit.
- (2) There are no restrictions on the use of AND or ANI, but the following applies with a peripheral device used in the ladder mode:
 - (a) Write......When AND and ANI are connected in series, a ladder with up to 24 stages can be displayed.
 - (b) Read......When AND and ANI are connected in series, a ladder with up to 24 stages can be displayed. If the number exceeds 24 stages, up to 24 will be displayed.

OR, ORI

- (1) OR is the A contact single parallel connection instruction, and ORI is the B contact single parallel connection instruction.

 They read ON/OFF information from the designated device*3, and perform an OR operation with the operation results to that point, and use the resulting value as the operation result.
 - *3: When a bit designation is made for a word device, the device turns ON or OFF depending on the 1/0 status of the designated bit.
- (2) There are no limits on the use of OR or ORI, but the following applies with a peripheral device used in the ladder mode.
 - (a) Write......OR and ORI can be used to create connections of up to 23 ladders.
 - (b) Read......OR and ORI can be used to create connections of up to 23 ladders. The 24th or subsequent ladders cannot be displayed properly.



Word device bit designations are made in hexadecimal.

Bit b11 of D0 would be D0.0B.


See Page 83, Section 3.2.1 for more information on word device bit designation.

Operation Error

(1) There is no operation error in the LD, LDI, AND, ANI, OR, or ORI instruction.

Program Example

(1) A program using the LD, AND, OR, and ORI instructions. [Ladder Mode]




[List Mode]

[LIO	. Wodej	
Step	Instruction	Device
0 1 2 3 4 5 6 7 8	LD OR OR OUT LD AND ORI OUT END	X3 D0. 5 ··· Bit designated X5 X5 for word X5 device M11 X6 Y34


(2) A program linking contacts using the ANB and ORB instructions.


[Ladder Mode]

[List Mode]




(3) A parallel program with the OUT instruction.





5.1.2 LDP, LDF, ANDP, ANDF, ORP, ORF





S : Devices used as contacts (bits)


Setting	Internal	Devices	R, ZR	JONO		U[]\G[]	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	O:1(G:)	2.11	Constants	DX
<u>s</u>				0			_	-	0

Function

LDP, LDF

(1) LDP is the leading edge pulse operation start instruction, and is ON only at the leading edge of the designated bit device (when it goes from OFF to ON). If a word device has been designated, it is ON only when the designated bit changes from 0 to 1.

In cases where there is only an LDP instruction, it acts identically to instructions for the creation of a pulse that are executed during ON([[[]]]P).



(2) LDF is the trailing edge pulse operation start instruction, and is ON only at the trailing edge of the designated bit device (when it goes from ON to OFF).

If a word device has been designated, it is ON only when the designated bit changes from 1 to 0.

ANDP, ANDF

(1) ANDP is a leading edge pulse series connection instruction, and ANDF is a trailing edge pulse series connection instruction. They perform an AND operation with the operation result to that point, and take the resulting value as the operation result.

The ON/OFF data used by ANDP and ANDF are indicated in the table below:

Device Specified	I in ANDP or ANDF			
Bit Device	Bit Designated for Word Device	ANDP State	ANDF State	
OFF to ON	0 to 1	ON		
OFF	0		OFF	
ON	1	OFF		
ON to OFF	1 to 0		ON	

ORP, ORF

(2) ORP is a leading edge pulse parallel connection instruction, and ORF is a trailing edge pulse serial connection instruction. They perform an OR operation with the operation result to that point, and take the resulting value as the operation result.

The ON/OFF data used by ORP and ORF are indicated in the table below:


Device Specifie	ed in ORP or ORF			
Bit Device Bit Designated for Word Device		ORP State	ORF State	
OFF to ON	0 to 1	ON		
OFF	0		OFF	
ON	1	OFF		
ON to OFF	1 to 0		ON	

Operation Error

(1) There is no operation error in the LDP, LDF, ANDP, ANDF, ORP, or ORF instruction.

Program Example


(1) The following program executes the MOV instruction at input X0, or at the leading edge of b10 (bit 11) of data register D0.



*1: Word device bit designation is performed in hexadecimal. Bit b10 of D0 will be D0.A.



5.1.3 LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI • QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



S : Devices used as contacts (bits)

S	etting	Internal	Devices	R, ZR J \(\begin{align*} \	R ZR J⊡\⊡		uo.co	Zn	Constants	Other
ı	Data	Bit	Word		U:1\G:	2.11	DX			
	S							_	-	0

Function

LDPI, LDFI

- (1) LDPI is the leading edge pulse NOT operation start instruction that is on only at the leading edge of the specified bit device (when the bit device goes from on to off) or when the bit device is on or off. If a word device has been specified, LDPI is on only when the specified bit is 0, 1, or changes from 1 to 0.
- (2) LDFI is the trailing edge pulse NOT operation start instruction that is on only at the trailing edge of the specified bit device (when the bit device goes from off to on) or when the bit device is on or off. If a word device has been specified, LDFI is on only when the specified bit is 0, 1, or changes from 0 to 1.

Device Specifie	d in LDPI or LDFI		
Bit Device	Bit Designated for Word Device	LDPI State	LDFI State
OFF to ON	0 to 1	OFF	ON
OFF	0	ON	ON
ON	1	ON	ON
ON to OFF	ON to OFF 1 to 0		OFF

ANDPI, ANDFI

(1) ANDPI is a leading edge pulse NOT series connection, and ANDFI is a trailing pulse NOT series connection. ANDPI and ANDFI execute an AND operation with the previous operation result, and take the resulting value as the operation result. The on or off data used by ANDPI and ANDFI are indicated in the table below.

Device Specified	in ANDPI or ANDFI			
Bit Device	Bit Designated for Word Device	LDPI State	LDFI State	
OFF to ON	0 to 1	OFF	ON	
OFF	0	ON	ON	
ON	1	ON	ON	
ON to OFF	1 to 0	ON	OFF	

ORPI, ORFI

(1) ORPI is a leading edge pulse NOT parallel connection, and ORFI is a trailing pulse NOT parallel connection. ORPI and ORFI execute an OR operation with the previous operation result, and take the resulting value as the operation result. The on or off data used by ORPI and ORFI are indicated in the table below.

Device Specifie	d in ORPI or ORFI		
Bit Device	Word Device		ORFI State
OFF to ON	0 to 1	OFF	ON
OFF	0	ON	ON
ON	1	ON	ON
ON to OFF	1 to 0	ON	OFF

Operation Error

(1) There is no operation error in the LDPI, LDFI, ANDPI, ANDFI, ORPI, or ORFI instruction.

Program Example

(1) The following program stores 0 into D0 when X0 is on, off, or turns from on to off, or M0 is on, off, or turns from off to on.

[Ladder Mode]




[List Mode]

	Step	Instruction		Device	
1	0	LDPI	Х0		
	3	ORFI	MO		
	7	MOV	ΚO		D0
1	9	END			

 $(2) \quad \text{The following program stores 0 into D0 when X0 is on and b10 (bit 11) of D0 is on, off, or turns from on to off.}$

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD ANDP I	X0 D0. A
5 7	MOV END	K0 D0

5.2 Association Instructions

5.2.1 ANB, ORB





Setting	Internal	Devices	R, ZR	J∭	NE	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U::\U::	211	Oonstants	0101

Function


ANB

- (1) Performs an AND operation on block A and block B, and takes the resulting value as the operation result.
- (2) The symbol for ANB is not the contact symbol, but rather is the connection symbol.
- (3) When programming in the list mode, up to 15 ANB instructions (16 blocks) can be written consecutively.

ORB

- (1) Conducts an OR operation on Block A and Block B, and takes the resulting value as the operation result.
- (2) ORB is used to perform parallel connections for ladder blocks with two or more contacts.

 For ladder blocks with only one contact, use OR or ORI; there is no need for ORB in such cases.




- (3) The ORB symbol is not the contact symbol, but rather is the connection symbol.
- (4) When programming in the list mode, it is possible to use up to 15 ORB instructions successively (16 blocks).

Operation Error


(1) There is no operation error in the ANB or ORB instruction.

Program Example

(1) A program using the ANB and ORB instructions.








5.2.2 MPS, MRD, MPP





Setting	Internal Devices		R 7R	R, ZR		U_\G_	Zn	Constants	Other
Data	Bit	Word	13, 213	Bit	Word	O:;(O:)	211	Constants	Guici
					_	-			

Function

MPS

- (1) Stores the memory of the operation result (ON or OFF) immediately prior to the MPS instruction.
- (2) Up to 16 MPS instructions can be used successively.
 If the MPP instruction is used during this process, the number of uses calculated for the MPS instruction will be decremented by one.

MRD

(1) Reads the operation result stored for the MPS instruction, and uses that result to perform the operation in the next step.

MPP

- (1) Reads the operation result stored for the MPS instruction, and uses that result to perform the operation in the next step.
- (2) Clears the operation results stored by the MPS instruction.
- (3) Subtracts 1 from the number of MPS instruction times of use.

1. The following shows ladders both using and not using the MPS, MRD, and MPP instructions.

Ladder Using the MPS, MRD and MPP Instructions	Ladder not Using MPS, MRD, and MPP Instructions
X0 X1 X2 Y10 > X3 X4 Y11 > X5 Y12 >	X0

^{2.} The MPS and MPP instructions must be used the same number of times. Failure to observe this will not correctly display the ladder in the ladder mode of the peripheral device.

[List Mode]


Operation Error

(1) There is no operation error in the MPS, MRD, or MPP instruction.


Program Example

(1) A program using the MPS, MRD, and MPP instructions.

[Ladder Mode]



(2) A program using the MPS and MPP instructions successively. [Ladder Mode]




[List Mode]

	Step	Instr	uction		Device
•	0	LD		XO	
	0 1 2 3 4 5 6 7 8 9 10	MPS AND		X1	
	3	MPS			
	4 5	AND MPS		X2	
	6	AND		ХЗ	
	8	MPS AND		Х4	
	9	MPS AND		Х5	
	11	MPS		κo	
	12	AND MPS		Х6	
	13 14	MPS AND		Х7	
	15 16	MPS AND		Х8	
	17	MPS			
	18 19	AND MPS		Х9	
	20	AND		XOA	
	21	OUT MPP		Y0	
	22	OUT		Y41	
	24	OUT MPP		V40	
	25 26	OUT MPP		Y42	
	27	OUT		Y43	
	20 21 22 23 24 25 26 27 28 29 30	MPP OUT		Y44	
	30	MPP			
	31 32	OUT MPP		Y45	
	33	OUT		Y46	
	34 35	MPP OUT		Y47	
	36	MPP			
	37 38	OUT MPP		Y48	
	39	OUT		Y49	
	40 41	MPP OUT		Y4A	
	42	END			

5.2.3 INV





Function

Inverts the operation result immediately prior to the INV instruction.

Operation Result Immediately Prior to the INV Instruction	Operation Result Following the Execution of the INV Instruction
OFF	ON
ON	OFF

Operation Error

(1) There is no operation error in the INV instruction.


Program Example

(1) A program which inverts the X0 ON/OFF data, and outputs from Y10.











[Timing Chart]






- 1. The INV instruction operates based on the results of calculation made until the INV instruction is given. Accordingly, use it in the same position as that of the AND instruction.
 - The INV instruction cannot be used at the LD and OR positions.
- 2. When a ladder block is used, the operation result is inverted within the range of the ladder block. To operate a ladder using the INV instruction in combination with the ANB instruction, pay attention to the range that will be inverted.



For details of the ANB instruction, refer to Page 131, Section 5.2.1

5.2.4 MEP, MEF





Setting	Internal Devices		R, ZR	J	NO	U_\G_	Zn	Constants	Other
Data	Bit	Word	N, ZK	Bit	Word	O::\O::	2	Conotanto	Other
			•	•	_	_	•	•	•

Function

MEP

- (1) If operation results up to the MEP instruction are leading edge (from OFF to ON), goes ON (continuity status).

 If operation results up to the MEP instruction are anything other than leading edge, goes OFF (non-continuity status).
- (2) Use of the MEP instruction simplifies pulse conversion processing when multiple contacts are connected in series.

MEF

- (1) If operation results up to the MEF instruction are trailing edge (from ON to OFF), goes ON (continuity status).

 If operation results up to the MEF instruction are anything other than trailing edge, goes OFF (non-continuity status).
- (2) Use of the MEF instruction simplifies pulse conversion processing when multiple contacts are connected in series.

[List Mode]

Operation Error


(1) There is no operation error in the MEP or MEF instruction.

Program Example

(1) A program which performs pulse conversion to the operation results of X0 and X1

[Ladder Mode]

0 X0 X1 SET MO
4 END




Point P

- 1. The MEP and MEF instructions will occasionally not function properly when pulse conversion is conducted for a contact that has been indexed by a subroutine program or by the FOR to NEXT instructions. If pulse conversion is to be conducted for a contact that has been indexed by a subroutine program or by the FOR to NEXT instructions, use the EGP/ EGF instructions.
- 2. The MEP or MEF instruction operates based on the operation result performed starting from the LD instruction immediately before the MEP or MEF instruction. Therefore, use them at the same position as that of the AND instruction.

The MEP and MEF instructions cannot be used at the LD or OR position.

5.2.5 EGP, EGF





(bits) : Edge relay number where operation results are stored (bits)

Sett	ting			R. ZR	J	NO	U::\G::	Zn	Constants	Other
Da	nta	Bit	Word	IX, ZIX	Bit	Word	O:1\G:		Constants	V
(0									0

Function

EGP

- (1) Operation results up to the EGP instruction are stored in memory by the edge relay (V).
- (2) Goes ON (continuity status) at the leading edge (OFF to ON) of the operation result up to the EGP instruction.

 If the operation result up to the EGP instruction is other than a leading edge (i.e., from ON to ON, ON to OFF, or OFF to OFF), it goes OFF (non-continuity status).
- (3) The EGP instruction is used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
- (4) The EGP instruction can be used like an AND instruction.

EGF

- (1) Operation results up to the EGF instruction are stored in memory by the edge relay (V).
- (2) Goes ON at the trailing edge (from ON to OFF) of the operation result up to the EGF instruction. If the operation result up to the EGF instruction is other than a trailing edge (i.e., from OFF to ON, ON to ON, or OFF to OFF), it goes OFF (non-continuity status).
- (3) The EGF instruction is used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
- (4) The EGF instruction can be used like an AND instruction.

Operation Error


(1) There is no operation error in the EGP or EGF instruction.

Program Example

(1) A program using the EGP instruction in the subroutine program using the EGD instruction


[Ladder Mode]

[List Mode]




Step	Instruction	De	evice
0	LD MOV	SM400 KO	ZO
4 6 9	CALL MOV	P0 K1	Z0
9 11 12	CALL FEND PO	P0	
13 14	LD EGP	X0Z0 V0Z0	
15 17 18	INC RET END	DOZ0	
10	END		

[Operation]



Point P

- 1. The EGP or EGF instruction operates based on the operation result performed starting from the LD instruction immediately before the EGP or EGF instruction. Therefore, use them at the same position as that of the AND instruction.
 - (Refer to Page 124, Section 5.1.1.)
 - The EGP and EGF instruction cannot be used at the position of the LD or OR instruction.
- 2. EGP and EGF instructions cannot be used at the ladder block positions shown below.



.3 Output Instruction

5.3 Output Instructions

5.3.1 OUT





: Number of the device to be turned ON and OFF (bits)

Setting	Internal	Devices R, ZR		J	NO	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O,\O	2	Constants	DY
	(Other								
D	than T, C,			\circ			_	•	\circ
	or F)								

Function

- (1) Operation results up to the OUT instruction are output to the designated device.
 - (a) When Using Bit Devices

Operation Results	Coil
OFF	OFF
ON	ON

(b) When Bit Designation has been Made for Word Device

Operation Results	Bit Designated
OFF	0
ON	1


Operation Error

(1) There is no operation error in the OUT instruction.


Program Example

(1) When using bit devices

[Ladder Mode]




[List Mode]



(2) When bit designation has been made for word device

[Ladder Mode]

[List Mode]



Step	Instruction	Device
0 1 2 3 4 5	LD OUT LD OUT OUT END	X5 DO. 5 X6 DO. 6 DO. 7

Remark

The number of basic steps for the OUT instructions is as follows:

- When using internal device or file register (R): 1
- When using direct access output (DY): 2
- · When using serial number access format file register


(Only for Universal model QCPU and LCPU): 2

(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3

• Devices other than above: 3

5.3.2 OUT T, OUTH T, OUT ST, OUTH ST






D : Timer number (bit)

Set value: Value set for timer (BIN 16 bits *1)

Setting	Internal Devices		R, ZR	J@\@		U () G ()	Zn	Constants	Other
Data	Bit	Word	14, =14	Bit	Word	O : 1 (O :)	_	K	Guioi
(D)	Only T)	_	_	_		_		_	_
Set value	_	○ (Other than T, C)	0	_		0		○ *2	_

*1: The value setting for the timer cannot be designated indirectly.



See Page 100, Section 3.4 for further information on indirect designation.

*2: Timer values can be set only as a decimal constant (K). Hexadecimal constants (H) and real numbers cannot be used for timer settings.

Function

(1) When the operation results up to the OUT instruction are ON, the timer coil goes ON and the timer counts up to the value that has been set; when the time up status (total numeric value is equal to or greater than the setting value), the contact responds as follows:

A Contact	Continuity
B Contact	Non-continuity

(2) The contact responds as follows when the operation result up to the OUT instruction is a change from ON to OFF:

Type of Timer	Timer Coil	Present Value	Prior to Time Up		After Time Up	
Type of Time		of Timer	A Contact	B Contact	A Contact	B Contact
Low speed timer	OFF	0	Non-continuity	Continuity	Non-continuity	Continuity
High speed timer						
Low speed	OFF	Maintains the present value	Non-continuity	Continuity	Continuity	Non-continuity
retentive timer						
High speed						
retentive timer						

- (3) To clear the present value of a retentive timer and turn the contact OFF after time up, use the RST instruction.
- (4) A negative number (-32768 to -1) cannot be set as the setting value for the timer.*³

 If the setting value is 0, the timer will time out when the time the OUT instruction is executed.
 - *3: When specifying a setting value for the timer using a word device (D, W, R, ZR, J) or U), whether the value is in the setting range is not checked. Check the value in the user program so that a negative number is not set.
- (5) The following processing is conducted when the OUT instruction is executed:

 - OUT Till contact turned ON or OFF
 - OUT T present value updated

In cases where a JMP instruction or the like is used to jump to an OUT T instruction while the OUT T instruction is ON, no present value update or contact ON/OFF operation is conducted.

Also, if the same OUT T instruction is conducted two or more times during the same scan, the present value of the number of repetitions executed will be updated.

(6) Indexing for timer coils or contacts can be conducted only by Z0 or Z1.

Timer setting value has no limitation for indexing.

Pon	nark
Len	iain

1. Timer's time limit

Time limit of the timer is set in the PLC system of the PLC parameter dialog box.

Type of Timer	Basic Model QCPU, High Performance model QCPU, Process CPU, Redundant CPU		Universal model QCPU, LCPU	
	Setting Range	Setting Unit	Setting Range	Setting Unit
Low speed timer Low speed retentive timer	1 ms to 1000 ms (Default: 100 ms)	1 ms	1 ms to 1000 ms (Default: 100 ms)	1 ms
High speed timer High speed retentive timer	0.1 ms to 100.0 ms (Default: 10.0 ms)	0.1 ms	0.01 ms to 100.0 ms (Default: 10.0 ms)	0.01 ms

^{2.} For information on timer counting methods, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.

Operation Error

(1) There is no operation error in the OUT instruction.

^{3.} The number of basic steps of the OUT C :: instruction is 4.

Caution


(1) When creating a program in which the operation the timer contact triggers the operation of other timer, create the program for the timer that operates later first.

In the following cases, all timers go ON at the same scan if the program is created in the order the timers operate.


- If the set value is smaller than a scan time.
- If "1" is set

Example

• For timers T0 to T2, the program is created in the order the timer operates later.



• For timers T0 to T2, the program is created in the order of timer operation.




Program Example

(1) The following program turns Y10 and Y14 ON 10 seconds after X0 has gone ON.








*3: The setting value of the low-speed timer indicates its default time limit (100 ms).

(2) The following program uses the BCD data at X10 to X1F as the timer's set value. [Ladder Mode]



Converts the BCD data at X10 to X1F to BIN and stores the converted value at D10.

When X2 is turned ON, T2 starts measurement using the data stored in D10 as the set value.

Y15 goes ON at the count-up of T2.


[List Mode]

Step	Instruction	D	Device		
0 1 4 5 9 10	LD BINP LD OUT LD OUT END	X0 K4X10 X2 T2 T2 Y15	D10 D10		

(3) The following program turns Y10 ON 250 ms after X0 goes ON.

[Ladder Mode]

[List Mode]



*4: The setting value of the high-speed timer indicates its default time limit (10 ms).

5.3.3 OUT C






Counter number (bits)

Set value: Counter setting value (BIN 16 bits *1)

Setting	Internal	Devices	R, ZR	J	\ []]	U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O1.G	2	K	Other
(D)	(Only C)	_	_			_	_	_	_
Set value	_	○ (Other than T, C)	0			0	_	○ *2	_

*1: Counter value cannot be set by indirect designation.



See Page 100, Section 3.4 for further information on indirect designation.

*2: Counter value can be set only with a decimal constant (K). A hexadecimal constant (H) or a real number cannot be used for the counter value setting.

Function

(1) When the operation results up to the OUT instruction change from OFF to ON, 1 is added to the present value (count value) and the count up status (present value ≥ set value), and the contacts respond as follows:

A Contact	Continuity		
B Contact	Non-continuity		

- (2) No count is conducted with the operation results at ON. (There is no need to perform pulse conversion on count input.)
- (3) After the count up status is reached, there is no change in the count value or the contacts until the RST instruction is executed.
- (4) A negative number (-32768 to -1) cannot be set as the setting value for the timer. If the set value is 0, the processing is identical to that which takes place for 1.
- (5) Indexing for the counter coil and contact can use only Z0 and Z1. Counter setting value has no limitation for indexing.



- 1. For counter counting methods, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
- 2. The number of basic steps of the OUT C instruction is 4.

Operation Error

(1) There is no operation error in the OUT instruction.


Program Example

[Ladder Mode]


(1) The following program turns Y30 ON after X0 has gone ON 10 times, and resets the counter when X1 goes ON.



[List Mode]



(2) The following program sets the value for C10 at 10 when X0 goes ON, and at 20 when X1 goes ON. [Ladder Mode]



Stores 10 at D0 when X0 goes ON.

Stores 20 at D0 when X1 goes ON.

C10 executes counting using the data stored in D0 as the set value.

Y30 goes ON at the count-up of C10.

[List Mode]

Step	Instruction		Device	
0	LD AN I	X0 X1		
2 4	MOVP LD	Ŕ10 X1	D0	
5 6	AN I MOVP	X0	DO	
8	LD	K20 X3	DO DO	
9 13	OUT LD_	C10 C10	DO	
14 15	OUT END	Y30		

5.3.4 OUT F





: Number of the annunciator to be turned ON (bits)

	Setting	Internal	Devices	R, ZR	J	NO	U () (G ()	Zn	Constants	Other
ı	Data	Bit	Word	14, 214	Bit	Word	O::\G::	2.11	Constants	Other
	(D)	(Only F)								

Function

- (1) Operation results up to the OUT instruction are output to the designated annunciator.
- (2) The following responses occur when an annunciator (F) is turned ON.
 - The "USER"/"ERR." LED goes ON.
 - The annunciator numbers which are ON (F numbers) are stored in special registers (SD64 to SD79).
 - The value of SD63 is incremented by 1.
- (3) If the value of SD63 is 16 (which happens when 16 annunciators are already ON), even if a new annunciator is turned ON, its number will not be stored at SD64 to SD79.
- (4) The following responses occur when the annunciator is turned OFF by the OUT instruction.

The coil goes OFF, but there are no changes in the status of the "USER" / "ERR." LED and the contents of the values stored in SD63 to SD79.

Use the RST F instruction to make the "USER"/"ERR." LED go OFF as well as to delete the annunciator which was turned OFF by the OUT F instruction from SD63 to SD79.

Operation Error

(1) There is no operation error in the OUT instruction.



- For details of annunciators, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
- 2. The number of basic steps for the OUT module F instruction is 2.
- The table below shows which CPU module features either the LED display device on front of the CPU module or "USER" LED.

Type of LED	CPU Module Type Name			
"USER" LED	High Performance model QCPU, Process CPU,			
OSER LED	Redundant CPU, Universal model QCPU, LCPU			
"ERR." LED	Basic model QCPU			

5.3 Output Instructions 5.3.5 SET


Program Example

(1) The following program turns F7 ON when X0 goes ON, and stores the value 7 from SD64 to SD79.


[Ladder Mode]

[List Mode]





[Operation]



5.3.5 SET





Bit device number to be set (ON)/Word device bit designation (bits)


Setting	Internal	Devices	R. ZR	J	NO	U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 2 11	Bit	Word	0:10:5		Constants	BL, DY
(D)	0	(Other	than T, C)		0		_	-	0

Function

(1) When the execution command is turned ON, the status of the designated devices becomes as shown below:

Device	Device Status
Bit device	Coils and contacts turned ON
When Bit Designation has been Made for Word Device	Designation bit set at 1

(2) Devices turned ON by the instruction remain ON when the same command is turned OFF. Devices turned ON by the SET instruction can be turned OFF by the RST instruction.



(3) When the execution command is OFF, the status of devices does not change.

Operation Error


(1) There is no operation error in the SET instruction.


Program Example

(1) The following program sets Y8B (ON) when X8 goes ON, and resets Y8B (OFF) when X9 goes ON.

[Ladder Mode]

[List Mode]






(2) The following program sets the value of D0 bit 5 (b5) to 1 when X8 goes ON, and set the bit value to 0 when X9 goes ON.

[Ladder Mode]

[List Mode]



Step	Instruction	Device
0 1 2 3 4	LD SET LD RST END	X8 DO. 5 X9 DO. 5

Remark

- 1. The number of basic steps for the SET instruction is as follows:
 - When internal device or file register (R0 to R32767) are in use: 1
 - When direct access output (DY) or SFC program device (BL) are in use: 2
 - · When using serial number access format file register

(Only for Universal model QCPU and LCPU): 2

(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3

- When some other device is in use: 3
- 2. When using X as a device, use the device numbers that are not used for the actual input. If the same number is used for the actual input device and input X, the data of the actual input will be written over the input X specified in the SET instruction.

5.3.6 RST





Bit device number to be reset/ Word device bit designation (bits) Word device number to be reset (BIN 16 bits)
 Word device number to be reset (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J	NED	U []\G[]	Zn	Constants	Other
Data	Bit	Word	14, =14	Bit	Word	O (O)		Conotanto	DY
(D)				0					0

Function

(1) When the execution command is turned ON, the status of the designated devices becomes as shown below:

Device	Device Status
Bit device	Turns coils and contacts OFF
Timers and counters	Sets the present value to 0, and turns coils and contacts OFF
When Bit Designation has been Made for Word Device	Sets value of designated bit to 0
Word devices other than timers and counters	Sets contact to 0

- (2) When the execution command is OFF, the status of devices does not change.
- (3) The functions of the word devices designated by the RST instruction are identical to the following ladder:



Operation Error

(1) There is no operation error in the RST instruction.



The basic number of steps of the RST instruction is as follows.

- a) For bit processing
 - Internal device (bit to be specified by bit device or word device): 1
 - · Direct access output: 2
 - · Timer, counter: 4
 - · When using serial number access format file register

(Only for Universal model QCPU and LCPU): 2

(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3

- · Other than above: 3
- b) For word processing
 - · Internal device: 2
 - · Index resister: 2
 - · When using serial number access format file register

(Only for Universal model QCPU and LCPU): 2


(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3

Other than above: 3

Program Example

(1) The following program sets the value of the data register to 0.

[Ladder Mode]



Stores the contents at X10 to X1F in D8 when X0 is turned ON.


Resets D8 to 0 when X5 is turned ON.

[List Mode]

Steps	Instruction	Device		
0 1 3 4 6	LD MOV LD RST END	X0 K4X10 D8 X5 D8		

(2) The following program resets the 100 ms retentive timer and counter.

[Ladder Mode]



When ST225 is set as retentive timer, it is turned ON when X4 ON time reaches 30 min.

Counts the number of times ST225 was turned ON.

Resets the coil, contact and present value of ST225 when the contact of ST225 is turned ON.

Y55 goes ON at the count-up of C23.

Resets C23 to 0 when X5 is turned ON.

[List Mode]

Step	Instruction	Device	
0 1 5 6 10 14 15 16 17 21	LD OUT LD OUT RST LD OUT RST LD COUT LD RST LD RST END	X4 ST225 K18000 ST225 C23 K16 ST225 C23 Y55 X5 C23	

5.3.7 SET F, RST F





SET (iii): Number of the annunciator to be set (F number) (bits)

RST ①: Number of the annunciator to be reset (F number) (bits)

Setting	Internal	Internal Devices		J	NO	U_\G_	Zn	Constants	Other
Data	Bit Word		R, ZR	Bit	Word	O(O)		Constants	Other
(D)	(Only F)					_	-		

Function

SET

- (1) The annunciator designated by (1) is turned ON when the execution command is turned ON.
- (2) The following responses occur when an annunciator (F) is turned ON.
 - The "USER" LED goes ON.*1
 - The annunciator numbers which are ON (F numbers) are stored in special registers (SD64 to SD79).
 - The value of SD63 is incremented by 1.
 - *1: When using the Basic model QCPU, the "ERR."LED goes ON.
- (3) If the value of SD63 is 16 (which happens when 16 annunciators are already ON), even if a new annunciator is turned ON, its number will not be stored at SD64 to SD79.

RST

- (1) The annunciator designated by (ii) is turned OFF when the execution command is turned ON.
- (2) The annunciator numbers (F numbers) of annunciators that have gone OFF are deleted from the special registers (SD64 to SD79), and the value of SD63 is decremented by 1.




- 1. For details of annunciators, refer to the User's Manual (Functions Explanatio Program Fundamentals) for the CPU module used.
- 2. The number of basic steps for the SET F and RST F instructions is 2.
- (3) When the value of SD63 is "16", the annunciator numbers are deleted from SD64 to SD79 by the use of the RST instruction. If the annunciators whose numbers are not registered in SD64 to SD79 are ON, these numbers will be registered

If all annunciator numbers from SD64 to SD79 are turned OFF, the LED display device on the front of the CPU module, or the "USER" LED, will be turned OFF. *2

*2: When using the Basic model QCPU, the "ERR." LED goes OFF.

[Operations which take place when SD63 is 16]




Operation Error


(1) There is no operation error in the SET F or RST F instruction.

Program Example

(1) The following program turns annunciator F11 ON when X1 goes ON, and stores the value 11 at the special register (SD64 to SD79). Further, the program resets annunciator F11 if X2 goes ON, and deletes the value 11 from the special registers (SD64 to SD79).








5.3.8 PLS, PLF





D : Pulse conversion device (bits)

Setting	Internal	Devices	R. ZR	J:	NED	U []\G[]	Zn	Constants	Other
Data	Data Bit Word		IX, ZIX	Bit Word		0:10:		Constants	DY
(D)							_	-	0


Function

PLS


(1) Turns ON the designated device when the execution command is turned OFF → ON, and turns OFF the device in any other case the execution command is turned OFF → ON (i.e., at ON → ON, ON → OFF or OFF → OFF of the execution command).

When there is one PLS instruction for the device designated by ① during one scan, the specified device turns ON one scan.

See Page 115, Section 3.9 for the operation to be performed when the PLS instruction for the same device is executed more than once during one scan.



(2) If the RUN/STOP key switch is changed from RUN to STOP after the execution of the PLS instruction, the PLS instruction will not be executed again even if the switch is set back to RUN.



(3) When designating a latch relay (L) for the execution command and turning the power supply OFF to ON with the latch relay ON, the execution command turns OFF to ON at the first scan, executing the PLS instruction and turning ON the designated device.


The device turned ON at the first scan after power-ON turns OFF at the next PLS instruction.


PLF

(1) Turns ON the designated device when the execution command is turned ON → OFF, and turns OFF the device in any other case the execution command is turned ON → OFF (i.e., at OFF → OFF, OFF → ON or ON → ON of the execution command).

When there is one PLF instruction for the device designated by ① during one scan, the specified device turns ON one scan.

See Page 115, Section 3.9 for the operation to be performed when the PLF instruction for the same device is executed more than once during one scan.





(2) If the RUN/STOP key switch is changed from RUN to STOP after the execution of the PLF instruction, the PLF instruction will not be executed again even if the switch is set back to RUN.




Note that the device designated by ① may remain ON for more than one scan if the PLS or PLF instruction is jumped by the CJ instruction or if the executed subroutine program was not called by the CALL instruction.


Operation Error

(1) There is no operation error in the PLS or PLF instruction.

Program Example


(1) The following program executes the PLS instruction when X9 goes ON.









[Ladder Mode]




(2) The following program executes the PLF instruction when X9 goes OFF.





[Timing Chart]



5.3.9 FF





Device number of the device to be reversed (bits)

Setting	Internal	Devices	R, ZR	J∷	NO	U []\G[]	Zn	Constants	Other
Data	Bit Word		11, 211	Bit	Word	O 1 O 5	2.11	Constants	DY
(D)	<u> </u>			0				-	0

Function

(1) Reverses the output status of the device designated by 0 when the execution command is turned OFF \rightarrow ON.


Device	Device Status						
Device	Prior to FF Execution	After FF Execution					
Bit device	OFF	ON					
Dit device	ON	OFF					
Bit designated for word device	0	1					
Bit designated for word device	1	0					

Operation Error


(1) There is no operation error in the FF instruction.

Program Example

(1) The following program reverses the output of Y10 when X9 goes ON.




[Timing Chart]




(2) The following program reverses b10 (bit 10) of D10 when X0 goes ON.

[Ladder Mode]

[List Mode]




[Timing Chart]



5.3.10 DELTA, DELTAP





: Bit for which pulse conversion is to be conducted (bits)

Setting	Internal Devices		R, ZR	J∷	NO	U_\G_	Zn	Constants	Other
Data	Bit	Word	III, ZII	Bit	Word	O,\G	2	Constants	DY
0									0


Function

(1) Conducts pulse output of direct access output (DY) designated by (a).


If DELTA DY0 has been designated, the resulting operation will be identical to the ladder shown below, which uses the SET/RST instructions.

[Ladder using the DELTA instruction]

[Ladder using the SET/RST instructions]



[Operation]



(2) The DELTA (P) instruction is used by commands for leading edge execution for an intelligent function module.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The specified direct access output number exceeds the CPU module)				\cap	
4101	output range.	0	0		0	0	

Program Example

(1) The following program presets CH1 of the AD61 mounted at slot 0 of the main base unit, when X20 goes ON. [Ladder Mode]



Stores preset value (0) at addresses 1 and 2 of the AD61 buffer memory.

Outputs the preset command.

[List Mode]




5.4 Shift Instructions5.4.1 SFT, SFTP

5.4 Shift Instructions

5.4.1 SFT, SFTP





Device number to shift (bits)


Setting	Internal	Devices	R, ZR	J.	NO	U[]\G[]	Zn	Constants	Other
Data	Bit Word		14, 214	Bit	Word	O,(O)		Constants	DY
(D)	(Other than T, C)						_	-	0

Function

- (1) When bit device is used
 - (a) Shifts to a device designated by ① the ON/OFF status of the device immediately prior to the one designated by ②, and turns the prior device OFF.


For example, if M11 has been designated by the SFT instruction, when the SFT instruction is executed, it will shift the ON/OFF status of M10 to M11, and turn M10 OFF.

- (b) Turn the first device to be shifted ON with the SET instruction.
- (c) When the SFT and SFTP are to be used consecutively, the program starts from the device with the larger number.



- (2) When word device bit designation is used
 - (a) Shifts to a bit in the device designated by ① the 1/0 status of the bit immediately prior to the one designated by ①, and turns the prior bit to 0.

For example, if D0.5 (bit 5 [b5] of D0) has been designated by the SFT instruction, when the SFT instruction is executed, it will shift the 1/0 status of b4 of D0 to b5, and turn b4 to 0.



Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points of the specified device exceed those of the corresponding device.	0	0	0	0	0	0

Program Example


(1) The following program shifts Y57 to Y5B when X8 goes ON.

[Ladder Mode]






[List Mode]



5.5 Master Control Instructions

5.5.1 MC, MCR






- n : Nesting (N0 to N14) (Nesting)
- D : Device number to be turned ON (bits)

Setting	Internal	Devices	R, ZR	J	MED	U_\G_	Zn	Constants	Otl	her
Data	Bit	Word	11, 211	Bit	Word	0,,10,		Constants	N	DY
n		-						•	0	
(D)	0								_	0

Function

The master control instruction is used to enable the creation of highly efficient ladder switching sequence programs, through the opening and closing of a common bus for ladders.

A ladder using the master control is as follows:



Remark

Inputting of contacts on the vertical bus is not necessary when programming in the write mode of a peripheral device. These will be automatically displayed when the "conversion" operation is conducted after the creation of the ladder and then "read" mode is set.

MC

(1) If the execution command of the MC instruction is ON when master control is started, the result of the operation from the MC instruction to the MCR instruction will be exactly as the instruction (ladder) shows.

If the execution command of the MC instruction is OFF, the result of the operation from the MC instruction to the MCR instruction will be as shown below:

Device	Device Status
High speed timer	Count value goes to 0, coils and contacts all go OFF.
Low speed timer	Count value goes to 0, some and contacts all go of 1.
High speed retentive timer	Coils go OFF, but counter values and contacts all maintain
Low speed retentive timer	current status.
Counter	our our outloor
Devices in OUT instruction	All turned OFF
SET, RST	
SFT Basic,	Maintain current status
Application	

(2) Even when the MC instruction is OFF, instructions from the MC instruction to the MCR instruction will be executed, so scan time will not be shortened.



When a ladder with master control contains instructions that do not require any contact instruction (such as FOR to NEXT, EI, DI instructions), the CPU module executes these instructions regardless of the ON/OFF status of the MC instruction execution command.

- (3) By changing the device designated by , the MC instruction can use the same nesting (N) number as often as desired.
- (4) Coils from devices designated by ① are turned ON when the MC instruction is ON.

 Further, using these same devices with the OUT instruction or other instructions will cause them to become double coils, so devices designated by ② should not be used within other instructions.

MCR

- (1) This is the instruction for recovery from the master control, and indicates the end of the master control range of operation.
- (2) Do not place contact instructions before the MCR instruction.
- (3) Use the MC instruction and MCR instruction of the same nesting number as a set.

 However, when the MCR instructions are nested in one place, all master controls can be terminated with the lowest nesting (N) number.

(Refer to the "Precautions for nesting" in the program example.)

Operation Error


(1) There is no operation error in the MC or MCR instruction.

Program Example

The master control instruction can be used in nesting. The different master control regions are distinguished by nesting (N). Nesting can be performed from N0 to N14.

The use of nesting enables the creation of ladders which successively limit the execution condition of the program.

A ladder using nesting would appear as shown below:



Cautions when Using Nesting Architecture


(1) Nesting can be used up to 15 times (N0 to N14)

When using nesting, nests should be inserted from the lower to higher nesting number (N) with the MC instruction, and from the higher to the lower order with the MCR instruction.


If this order is reversed, there will be no nesting architecture, and the CPU module will not be capable of performing correct operations. For example, if nesting is designated in the order N1 to N0 by the MC instruction, and also designated in the N1 to N0 order by the MCR instruction, the vertical bus will intersect and a correct master control ladder will not be produced.

[Ladder as displayed in the GPP ladder mode]

[Ladder as it actually operates]




(2) If the nesting architecture results in MCR instructions concentrated in one location, all master controls can be terminated by use of just the lowest nesting number (N).



5.6 Termination Instructions


5.6.1 FEND



Setting	Internal Devices		R, ZR	J	NO	U_\G_	Zn	Constants	Other
Data	Bit Word		IX, ZIX	Bit	Word	010	L	Constants	Other
					_	-			

Function

- (1) The FEND instruction is used in cases where the CJ instruction or other instructions are used to cause a branch in the sequence program operations, and in cases where the main routine program is to be split from a subroutine program or an interrupt program.
- (2) Execution of the FEND instruction will cause the CPU module to terminate the program it was executing.
- (3) Even sequence programs following the FEND instruction can be displayed in ladder display at a peripheral device. (Peripheral devices continue to display ladders until encountering the END instruction.)



Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	The FEND instruction was executed after the execution of the FOR)	0			\circ	
	instruction, and before the execution of the NEXT instruction.	0)				
	The FEND instruction was executed after the execution of the CALL,						
4211	FCALL, ECALL, or EFCALL instruction, and before the execution of the	0	0	\circ	0	\circ	0
	RET instruction.						
4221	The FEND instruction was executed before the execution of the IRET	0					
7221	instruction in an interrupt program.		0			0	
4230	The FEND instruction was executed between the CHKCIR and						
4230	CHKEND instructions.		0			0	
4231	The FEND instruction was executed between the IX and IXEND	0	0	0	0	0	0
	instructions.						

Program Example

(1) The following program uses the CJ instruction.

[Ladder Mode]



When XB is ON, the program jumps to label P23 and the steps that follow P23 are executed.

Executed when XB is OFF.


Indicates the termination of the sequence program to be executed when XB is OFF.

[List Mode]

Step	Instruction	Device
0	LD	XO
1	OUT	Y20
2	LD	XOB
2 3 5	CJ LD	P23 X13
6	OUT	Y30
7	LD	X14
8 9	OUT	Y31
9 10	FEND P23	
11	1D	X1
12	ŌŪT	Ŷ22
13	END	

Process Redundant Universal LCPU






Setting	Internal	Devices	R, ZR	JO/O	U[]\G[]	Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	O:1(G:)	2.11	Constants	Other
_					_	_			


Function

(1) Indicates termination of programs, including main routine program, subroutine program, and interrupt programs. Execution of the END instruction will cause the CPU module to terminate the program that was being executed.



- (2) The END instruction cannot be used during the execution of the main sequence program.

 If it is necessary to perform END processing during the execution of a program, use the FEND instruction.
- (3) When programming in the ladder mode of a peripheral device, it is not necessary to input the END instruction.
- (4) The use of the END and FEND instructions is broken down as follows for main routine programs, subroutine programs, and interrupt programs:



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	The END instruction was executed before the execution of the NEXT instruction and after the execution of the FOR instruction.	0	0	0	0	0	0
4211	The END instruction was executed before the execution of the RET instruction and after the execution of the CALL, FCALL, ECALL, or EFCALL instruction.	0	0	0	0	0	0
4221	The END instruction was executed before the execution of the IRET instruction in an interrupt program.	0	0	0	0	0	0
4230	The END instruction was executed between the CHKCIR to CHKEND instructions.	0	0	0	0	0	0
4231	The END instruction was executed between the IX to IXEND instructions.	0	0	0	0	0	0

5.7 Other instructions 5.7.1 STOP

5.7 Other instructions

5.7.1 STOP





Setting	Internal	Devices	R, ZR	J 🗀 \ 🗀		U_\G_	Zn	Constants	Other
Data	Bit	Word	Λ, ΔΛ	Bit	Word	O,\G	2	Constants	Othici
_					_	-			

Function

- (1) Resets the output (Y) and stops the CPU module operation when the execution command is turned ON. (The same result will take place if switch is turned to the STOP setting.)
- (2) Execution of the STOP instruction will cause the value of b4 to b7 of the special register SD203 to become "3".



(3) In order to restart CPU module operations after the execution of the STOP instruction, return switch, which has been changed from RUN to STOP, back to the RUN position.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	The STOP instruction was executed before the execution of the NEXT	0	0	0	0	0	0
	instruction and after the execution of the FOR instruction.))
	The STOP instruction was executed before the execution of the RET						
4211	instruction and after the execution of the CALL/FCALL/ECALL/				_	\circ	0
	EFCALL/XCALL instruction.						
4221	The STOP instruction was executed before the execution of the IRET		0	0	0	\circ	0
4221	instruction in an interrupt program.	0			0	0	
4223	The STOP instruction was executed in the fixed scan execution type	0	0	0	0	0	0
4223	program.				0	0	
4230	The STOP instruction was executed between the CHKCIR to CHKEND					0	0
7230	instructions.	0	0	0	0	0	
4231	The STOP instruction was executed between the IX to IXEND	0				0	
7231	instructions.		0	0	O	0	\circ


Program Example

(1) The following program stops the CPU module when X8 goes ON.

[Ladder Mode]




[List Mode]



5.7.2 NOP, NOPLF, PAGE n





Function

NOP

- (1) This is a no operation instruction that has no impact on any operations up to that point.
- (2) The NOP instruction is used in the following cases:
 - (a) To insert space for sequence program debugging.
 - (b) To delete an instruction without having to change the number of steps. (Replace the instruction with NOP.)
 - (c) To temporarily delete an instruction.

NOPLF

- (1) This is a no operation instruction that has no impact on any operations up to that point.
- (2) The NOPLF instruction is used when printing from a peripheral device to force a page change at any desired location.
 - (a) When printing ladders
 - A page break will be inserted between ladder blocks with the presence of the NOPLF instruction.
 - The ladder cannot be displayed correctly if an NOPLF instruction is inserted in the midst of a ladder block.

 Do not insert an NOPLF instruction in the midst of a ladder block.
 - (b) When printing instruction lists
 - The page will be changed after the printing of the NOPLF instruction.
- (3) Refer to the Operating Manual for the peripheral device in use for details of printouts from peripheral devices.

PAGE n

- (1) This is a no operation instruction that has no impact on any operations up to that point.
- (2) No processing is performed at peripheral devices with this instruction.

Operation Error

(1) There is no operation error in the NOP, NOPLF, or PAGE instruction.


Program Example

NOP


(1) Contact closed ... Deletes the AND or ANI instruction.

[Ladder Mode]

[List Mode]




(2) Contact closed ... LD, LDI changed to NOP. (Note carefully that changing the LD and LDI instructions to NOP completely changes the nature of the ladder.)



NOPLF






[List Mode]


LD OUT NOP LD OUT END

Step	Instruction	Device	
0 1 3 5 6 7 8	LD MOV MOV NOPLF LD OUT END	X0 K1 D30 K2 D40 X1 Y40	

X0 Y16 T3 Y66 • Printing the ladder will result in the following:




• Printing an instruction list with the NOPLF instruction will result in the following:



PAGE n





[List Mode]


Cton	Instruction	Device
Step	Histituction	Device
0 1 2	PAGE LD AND	K5 X0 X1
1 2 3 4 5 6 7	OUT LD NOP	Y0 X2
6 7 8 9	OUT NOPLF PAGE	Y1 K6
9 10 11	LD OUT END	X3 Y2

CHAPTER 6 BASIC INSTRUCTIONS

6.1 Comparison Operation Instructions

6.1.1 =, <>, >, <=, <, >=





(BIN 16 bits) Si Data for comparison or head number of the devices where the data for comparison is stored (BIN 16 bits)

Setting	Internal Devices		R, ZR	J(()(()		U () \G()	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U1G		K, H	Other
§1					0				_
<u>\$2</u>	_			•	0				_

Function

- (1) Treats BIN 16-bit data from device designated by (s) and BIN 16-bit data from device designated by (s) as an a normally-open contact, and performs comparison operation.
- (2) The results of the comparison operations for the individual instructions are as follows:

Instruction Symbol in	Condition	Comparison Operation Result	Instruction Symbol in	Condition	Comparison Operation Result	
=	§2 = §1		=	§1) ≠ §2)		
<>	§1) ≠ §2)		<>	§2 = §1)		
>	§1) > §2	Continuity	>	§1) ≦ §2)	Non-continuity	
<=	§1) ≦ §2	Continuity	<=	§1) > §2)	Non-continuity	
<	§1) < §2)		<	\$1 ≥ \$2		
>=	\$1 ≧ \$2		>=	§1) < <u>§2</u>)		

(3) When (3) and (3) are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b15) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.

Operation Error

(1) There is no operation error in the =, <>, >, <=, <, or >= instruction.


Process Redundant Universal LCPU

Program Example


(1) The following program compares the data at X0 to XF with the data at D3, and turns Y33 ON if the data is identical.




(2) The following program compares BIN value K100 to the data at D3, and establishes continuity if the data in D3 is something other than 100.





(3) The following program compares the BIN value 100 with the data at D3, and establishes continuity if the D3 data is less than 100.



(4) The following program compares the data in D0 and D3, and if the data in D0 is equal to or less than the data in D3, establishes continuity.







⑤), ⑥: Data for comparison or head number of the devices where the data for comparison is stored (BIN 32 bits)

Setting	Internal Devices		R, ZR	J__		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:)(O:)		K, H	Otiloi
§ 1)	0								
<u>\$2</u>					0				

Function

- (1) Treats BIN 32-bit data from device designated by (3) and BIN 32-bit data from device designated by (3) as an a normally-open contact, and performs comparison operation.
- (2) The results of the comparison operations for the individual instructions are as follows:

Instruction Symbol in	Condition	Comparison Operation Result	Instruction Symbol in	Condition	Comparison Operation Result
D=	§2 = §1		D=	§1) ≠ §2)	
D<>	§1) ≠ §2)		D<>	§2 = §1	
D>	§1) > §2)	Continuity	D>	\$1) ≦ \$2	Non-continuity
D<=	§1) ≦ §2)	Continuity	D<=	§1) > §2	14011-continuity
D<	§1 < §2		D<	⑤1) ≧ ⑥2	
D>=	\$1 ≥ \$2		D>=	§1) < §2)	


- (3) When (3) and (3) are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b31) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.
- (4) Data used for comparison should be designated by a 32-bit instruction (DMOV instruction, etc.).
 If designation is made with a 16-bit instruction (MOV instruction, etc.), comparisons of large and small values cannot be performed correctly.

Operation Error


(1) There is no operation error in the D=, D<>, D>, D<=, D<, or D>= instruction.

Program Example


(1) The following program compares the data at X0 to X1F with the data at D3 and D4, and turns Y33 ON, if the data at X0 to X1F and the data at D3 and D4 match.



(2) The following program compares BIN value K38000 to the data at D3, and D4, and establishes continuity if the data in D3 and D4 is something other than 38000.




(3) The following program compares BIN value K-80000 to the data at D3 and D4, and establishes continuity if the data in D3 and D4 is less than -80000.




(4) The following program compares the data in D0 and D1 with the data in D3 and D4, and establishes continuity if the data in D0 and D1 is equal to or less than the data in D3 and D4.

[Ladder Mode]

[List Mode]














6.1.3 E=, E<>, E>, E<=, E<, E>=

 Basic model QCPU: The serial number (first five digits) is "04122" or later.



(real number) solutions or head number of the devices where the data for comparison is stored.


Setting	Internal Devices		R, ZR	J__		U::\G::	Zn	Constants	Other
Data	Bit	Word	it, Lit	Bit	Word	O1.G		E	C
S 1	_	0		_	0		○*1	0	_
<u>\$2</u>		0			0		○*1	0	_

- *1: Available only in multiple Universal model QCPU and LCPU
- (1) The 32-bit floating decimal point data from device designated by (s) and 32-bit floating decimal point data from device designated by (s) as A normally-open contact, and performs comparison operation.
- (2) The results of the comparison operations for the individual instructions are as follows:

Instruction	Instruction Condition		Comparison Instruction		Comparison	
Symbol in	Condition	Operation Result	Symbol in	Condition	Operation Result	
E=	§2 = §1		E=	§1) ≠ §2)		
E<>	§1) ≠ §2)		E<>	§2 = §1)		
E>	§1) > §2	Continuity	E>	§1) ≦ §2	Non-continuity	
E<=	§1) ≦ §2)	Continuity	E<=	§1) > §2)	14011-continuity	
E<	§1) < §2)		E<	\$1) ≧ \$2		
E>=	\$1 ≥ \$2		E>=	§1) < §2)		



Note that use of the E= instruction can on occasion result in situations where errors cause the two values not to be equal.



Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0. *2	0	\circ	\circ	0	_	_
4140	The specified device value is not within the following range:						
	0, $2^{-126} \le$ Specified device value < 2^{128} The specified device value is -0, unnormalized number, nonnumeric,		_		_		
						0	
	and ± ∞.						


^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example


(1) The following program compares 32-bit floating decimal point real number data at D0 and D1 to 32-bit floating decimal point real number data at D3 and D4.




(2) The following program compares the floating decimal point real number 1.23 to the 32-bit floating decimal point real number data at D3 and D4.



(3) The following program compares 32-bit floating decimal point real number data at D0 and D1 to 32-bit floating decimal point real number data at D3 and D4.




(4) The following program compares the 32-bit floating decimal point data at D0 and D1 to the floating decimal point real number 1.23.



6.1.4 ED=, ED<>, ED>, ED<=, ED<, ED>=





§1, §2: Data for comparison or head number of the devices where the data for comparison is stored (real number)

Setting	etting Internal Devices		R, ZR	J 🗆 🗎		U 🗀 \G 🗀	Zn	Constants	Other
Data	Bit	Word	Ιζ, ΔΙζ	Bit	Word	O1.G	2.11	E	Other
(S1)		0		1		_	0		
<u>\$2</u>	_	0					0		

Function

- (1) The 64-bit floating decimal point real number from device designated by (3) and 64-bit floating decimal point real number from device designated by (2) as A normally-open contact, and performs comparison operation.
- (2) The results of the comparison operations for the individual instructions are as follows:

Instruction Symbol in	Condition	Comparison Operation Result	Instruction Symbol in	Condition	Comparison Operation Result
ED=	§2) = §1)		ED=	§1) ≠ §2)	
ED<>	§1) ≠ §2)	Continuity	ED<>	§2 = §1)	
ED>	§1) > §2		ED>	§1) ≦ §2	Non-continuity
ED<=	§1) ≦ §2	Continuity	ED<=	§1) > §2)	14011-continuity
ED<	§1) < §2		ED<	(§1) ≧ (§2)	
ED>=	§1) ≧ §2		ED>=	§1) < §2)	


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \! \leqq \mid \text{Specified device value} \mid < 2^{\text{-}1024}$ The specified device value is -0.	_	1	-		0	0

Program Example


(1) The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.




(2) The following program compares the floating decimal point real number 1.23 with the 64-bit floating decimal point real number data at D4 to D7.



(3) The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.




(4) The following program compares the 64-bit floating decimal point data at D0 to D3 with the floating decimal point real number 1.23.



Caution


(1) Since the number of digits of the real number that can be input by Programing Tool is up to 15 digits, the comparison with the real number whose number of significant digits is 16 or more cannot be made by the instruction shown in this section. When judging match/mismatch with the real number whose significant digits is 16 or more by the instruction in this section, compare it with the approximate values of the real number to be compared and judge by the sizes.




Whether D0 to D3 is within this range is checked.(Values on boundaries are excluded.)

Example

When judging the mismatch of E1.234567890123456+10 (Number of significant digits is 16) and the double-precision floating-point data.






Whether D0 to D3 is within this range is checked.(Values on boundaries are included.)

6.1.5 \$=, \$<>, \$>, \$<=, \$<, \$>=






၍, ௐ: Data for comparison or head number of the devices where the data for comparison is stored (character string)

ஞ், ஜ். Data 10	i companson c	or rieau riurribe	i oi tile devices	where the dat	a ioi compansi	on is stored (chara	cter string)		
Setting	Internal	Devices	R, ZR	J@\@		U∷∖G∷	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	U;;\G;;		\$	Othici
§ 1)	_							0	_
S2								0	_

Function

- (1) Compares the character string data designated by (§1) with the character string data designated by (§2) as a normally-open contact.
- (2) A comparison operation involves the character-by-character comparison of the ASCII code of the first character in the character string.
- (3) The character string data of (3) and (32) for comparison refers to the data stored at the range from the designated device number to the device number where "00_H" code is stored.
 - (a) If all character strings match, the comparison result will be matched.



Instruction Symbol in	Comparison Operation Result	Instruction Symbol in	Comparison Operation Result
\$=	Continuity	\$< =	Continuity
\$<>	Non-continuity	\$<	Non-continuity
\$>	Non-continuity	\$>=	Continuity

(b) If the character strings are different, the character string with the larger character code will be the larger.

	o15 -	b8	b7	b0			þ15	b8	b7	b0
S1	42н	(B)	41н	(A)		(S2)	42н	(B)	41н	(A)
S1)+1	44н	(D)	43н	(C)		S2 +1	44н	(D)	43н	(C)
S1) +2	00н		46н	(F)		S2 +2	00н		45⊦	(E)
"ABCD <u>F</u> "							"ABC	DE"		

Instruction Symbol in	Comparison Operation Result	Instruction Symbol in	Comparison Operation Result
\$=	Non-continuity	\$<=	Non-continuity
\$<>	Continuity	\$<	Non-continuity
\$>	Continuity	\$>=	Continuity

(c) If the character strings are different, the first different sized character code will determine whether the character string is larger or smaller.

	b15	b8	b7	b0	_	b15	b8	b7	b0
S 1	32н	(2)	31н	(1)	(2)	32н	(2)	31н	(1)
§1)+1	34н	(4)	33н	(3)	<u>\$2</u> +1	33н	(3)	34н	(4)
§1)+2	00н		35н	(5)	\$2+2	00н		35н	(5)
"12345"						"124	<u>1</u> 35"		

Instruction Symbol in	Comparison Operation Result	Instruction Symbol in	Comparison Operation Result
\$=	Non-continuity	\$<=	Continuity
\$<>	Continuity	\$<	Continuity
\$>	Non-continuity	\$>=	Non-continuity

(4) If the character strings designated by (§1) and (§2) are of different lengths, the data with the longer character string will be larger.

	b15b8	b7 b0		b15b8	b7 b0
S 1	32н (2)	31н (1)	§ 2	32н (2)	31н (1)
§1)+1	34н (4)	33н (3)	§2)+1	34н (4)	33н (3)
§1)+2		35н (5)	§2)+2	36н (6)	35н (5)
§1)+3	00н	37н (7)	§2)+3	00н	00н
	"1234	1567"		"123	456"

Instruction Symbol in	Comparison Operation Result	Instruction Symbol in	Comparison Operation Result
\$=	Non-continuity	\$<=	Non-continuity
\$<>	Continuity	\$<	Non-continuity
\$>	Continuity	\$>=	Continuity


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The code "00 _H " does not exist within the range of the relevant device,						
4101	starting from the device specified by		0	0	0	\circ	\circ
	The number of character strings of and exceeds 16383.						




The character string data comparison instruction checks the device range while comparing the designated character string data. For this reason, if the " 00_H " code does not exist in the relevant device range, the instruction outputs the comparison result instead of returning an operation error when no match of characters is detected.




If \$ and \$ data are as shown above, the second character of \$ does not match with that of \$, and the comparison result is expressed as \$ + \$ (the operation result is "non-conductive"). Though the "00_H" code is not included within the \$ device range, no operation error is returned, because the no-match is detected at D12287, which is within the device range.

Program Example

(1) The following program compares character strings stored following D0 and characters following D10.






(2) The following program compares the character string "ABCDEF" with the character string stored following D10.

[Ladder Mode]









(3) The following program compares the character string stored following D10 with the character string stored following D100.

[Ladder Mode]









(4) The following program compares the character string stored following D200 with the character string "12345".




[List Mode]





6.1.6 BKCMP□, BKCMP□P






- S) : Data to be compared or head number of the devices where the data to be compared is stored (BIN 16 bits)
- ② : Head number of the devices where the comparison data is stored (BIN 16 bits)
- ① : Head number of the devices where the comparison operation result will be stored (bits)
- n : Number of comparison data blocks (BIN 16 bits)


Setting	Internal	Devices	R, ZR		MI	U_\G_	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U1.G	2	K, H	301	
§ 1)	1					_		0	_	
<u>\$2</u>	1					_				
(D)	0					_			_	
n	0					0		0	_	

Function

- (1) Compares BIN 16-bit data the nth point from the device number designated by (s) with BIN 16-bit data the nth point from the device number designated by (s), and stores the result from the device designated by (D) onward.
 - (a) If the comparison condition has been met, the device designated by (D) will be turned ON.
 - (b) If the comparison condition has not been met, the device designated by (1) will be turned OFF.



- (2) The comparison operation is conducted in 16-bit units.
- (3) The constant designated by (5) can be between -32768 and 32767 (BIN 16-bit data).



(4) The results of the comparison operations for the individual instructions are as follows:

Instruction Symbols	Condition	Comparison Operation Result	Instruction Symbols	Condition	Comparison Operation Result
BKCMP=	§2) = §1)		BKCMP=	§1) ≠ §2)	
BKCMP<>	§1) ≠ §2)		BKCMP<>	§2 = §1	
BKCMP>	§1) > §2)	ON (1)	BKCMP>	§1) ≦ §2)	OFF (0)
BKCMP<=	\$1) ≦ \$2	01(1)	BKCMP<=	§1) > §2	011 (0)
BKCMP<	§1) < §2		BKCMP<	\$1 ≧ \$2	
BKCMP>=	\$1 ≧ \$2		BKCMP>=	§1) < §2)	


(5) If all comparison results stored n points from (a) are ON (1), SM704 (block comparison signal) goes ON.

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceeds those of each device specified in ⑤, ⑥, or ⑥. The ranges of devices starting from the one specified in ⑥ and ⑥ overlap by n points. The ranges of devices starting from the one specified in ⑥ and ⑥ overlap by n points.	ı	1	ı	_	0	0

Program Example


(1) The following program compares, when X20 is turned ON, the data stored at D100 to D103 with the data stored at R0 to R3 and stores the operation result into the area starting from M10.




[Operation]



(2) The following program compares, when X1C is turned ON, the constant K1000 with the data stored at D10 to D13, and stores the operation result at b4 to b7 in D0.




[Operation]



DBKCMP□, DBKCMP□P

(3) The following program compares, when X20 is turned ON, the data at D10 to D12 with the data at D30 to D32, and stores the operation result into the area starting from M100.


The following program transfers the character string "ALL ON" to D100 onward when all devices from M100 onward have reached the 1 "ON" state.



6.1.7 DBKCMP□, DBKCMP□P



 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- S) : Data to be compared or head number of the devices where the data to be compared are stored (BIN 32 bits)
- : Head number of the devices where the comparison operation result will be stored (bits)
- n : Number of comparison data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J∷\∷ Bit Word		U 🗀 \G 🗀	Zn	Constants	Other
Data	Bit	Word	14, 214			G		K, H	Suit
§ 1	1	0	0			_		0	1
\$2	1	0	0			_			1
(D)	0	-	0			_			
n	1	0	0			0		0	1


Function

- (1) This instruction compares BIN 32-bit data stored in n-point devices starting from the device specified by ③ with BIN 32-bit data stored in n-point devices starting from the device specified by a constant and ② and then stores the result into the nth device specified by ⑥ and up.
 - (a) If the comparison condition has been met, the corresponding devices specified by (i) will be turned on.
 - (b) If the comparison condition has not been met, the corresponding devices specified by

 will be turned off.



- (2) The comparison operation is executed in 32-bit units.



- (4) D specifies out of the device range of n-point devices starting from the device specified by S and S.
- (5) The following table shows the results of the comparison operations for each individual instruction.

Instruction Symbols	Condition	Comparison Operation Result	Instruction Symbols	Condition	Comparison Operation Result
DBKCMP=	§2 = §1)		DBKCMP=	§1) ≠ §2)	
DBKCMP<>	§1) ≠ §2)]	DBKCMP<>	§2 = §1]
DBKCMP>	§1) > §2)	ON (1)	DBKCMP>	§1) ≦ §2	OFF (0)
DBKCMP<=	§1) ≦ §2		DBKCMP<=	§1) > §2	011 (0)
DBKCMP<	§1 < §2		DBKCMP<	\$1 ≧ \$2	
DBKCMP>=	§1) ≧ §2)]	DBKCMP>=	§1) < §2]

(6) If all comparison results stored into the devices starting from the device specified by ① to nth device are on(1), or one of the results is off(2), the special relays will be on or off in accordance with the conditions as follows.

		When all resu	ults of comparison on(1)	operations are	When results of comparison operations have a result of off(0)				
No.	Number	Initial execution/ Scan	Interrupt (other than I45)/Fixed scan execution	Interrupt(I45)	Initial execution/ Scan	Interrupt (other than I45)/Fixed scan execution	Interrupt(I45)		
1	SM704	ON	ON	ON	OFF	OFF	OFF		
2	SM716	ON	_	_	OFF				
3	SM717	_	ON	_	_	OFF	_		
4	SM718	_		ON	_	_	OFF		

In a standby program, a special relay depending on the caller program turns on or off.

(7) If the value specified by n is 0, the instruction will be not processed.


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	A negative value is specified for n.		_	_	_	0	0
4101	The points specified in n exceeds those of each device specified in (a), (a), or (a). The ranges of devices starting from the one specified in (a) and (b) overlap by n points. The ranges of devices starting from the one specified in (a) and (b) overlap by n points.	_	ı	ı		0	0

Program Example

(1) The following program compares the value data stored at R0 to R5 with the value data stored at D20 to D25, and then stores the operation result into Y0 to Y2, when M0 is turned on.






(2) The following program compares the constant with the value data stored at D0 to D9, and then stores the operation result into D10.5 to D10.9, when M0 is turned on.




[Operation]





When certain bits are specified in a word device, bits other than the certain bits that store the operation result do not change.



(3) The following program compares the value data stored at D0 to D5 with the value data stored at D10 to D15, and then stores the operation result into M20 to M22, when M0 is turned on. Also, the program transfers the character string "ALL ON" to D100 and up when all devices from M20 to M22 have reached the on status.

LD


\$MOV

6

13







the special relays corresponding to each program turn on(1). (Since this program examples refer to scan programs, SM704 and SM716 turn on(1), SM7171 and SM718 do not change in the scan program)

Device

D0 D10 M20 K3

MO


SM704 "ALLON" D100

6.2 Arithmetic Operation Instructions

6.2.1 +, +P, -, -P



1 When two data are set (\bigcirc + \bigcirc - \bigcirc , \bigcirc - \bigcirc - \bigcirc)




- (BIN 16 bits) Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
- (BIN 16 bits)

Setting	Internal	Devices	R 7R	R, ZR		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U,\U		K, H	Other
S				0				0	_
(0)				0				_	_

Function


+

(1) Adds 16-bit BIN data designated by ① to 16-bit BIN data designated by ③ and stores the result of the addition at the device designated by ②.




- (2) Values for (a) and (a) can be designated between -32768 and 32767 (BIN, 16 bits).
- (3) The judgment of whether data is positive or negative is made by the most significant bit (b15).
 - 0: Positive
 - 1: Negative
- (4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.



(1) Subtracts 16-bit BIN data designated by © from 16-bit BIN data designated by © and stores the result of the subtraction at the device designated by ©.



- (2) Values for (S) and (D) can be designated between -32768 and 32767 (BIN, 16 bits).
- (3) The judgment of whether data is positive or negative is made by the most significant bit (b15).
 - · 0: Positive
 - 1: Negative


(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

· K—32768 — K2 → K32766 ········· Since bit 15 value is "0", (8000H) (0002H) (7FFEH) result of operation takes a positive value.

· K32767 — K—2 → K—32767 ····· Since bit 15 value is "1", (7FFFH) (FFFEH) (8001H) result of operation takes a negative value.

Operation Error

- (1) There is no operation error in the +(P) or -(P) instruction.
- 2 When three data are set (§) + $2 \rightarrow 0$, §) $2 \rightarrow 0$)




- S) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)
- Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
- (b) : Head number of the devices where the addition/subtraction operation result will be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR		U_\G_	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	010		K, H	Calei
<u>\$1</u>		0						0	_
<u>\$2</u>		0					0	_	
(D)		0						_	_

Function

+


(1) Adds 16-bit BIN data designated by (3) to 16-bit BIN data designated by (2) and stores the result of the addition at the device designated by (3).



- (2) Values for (3), (2) and (2) can be designated between (2) -32768 and 32767 (BIN, 16 bits).
- (3) The judgment of whether data is positive or negative is made by the most significant bit (b15).
 - · 0: Positive
 - 1: Negative
- (4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

(1) Subtracts 16-bit BIN data designated by (3) from 16-bit BIN data designated by (2) and stores the result of the subtraction at the device designated by (D).



- (2) Values for (3),(2) and (1) can be designated between (1) -32768 and 32767 (BIN, 16 bits).
- (3) The judgment of whether data is positive or negative is made by the most significant bit (b15).
 - 0: Positive
 - 1: Negative
- (4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.




Operation Error


(1) There is no operation error in the +(P) or -(P) instruction.

Program Example

(1) The following program adds, when X5 is turned ON, the data at D3 and D0 and outputs the operation result at Y38 to Y3F.




(2) The following program outputs the difference between the set value for timer T3 and its present value in BCD to Y40 to Y53.



6.2.2 D+, D+P, D-, D-P



1 When two data are set $((\textcircled{0}+1,\textcircled{0})+(\textcircled{s}+1,\textcircled{s})\rightarrow(\textcircled{0}+1,\textcircled{0}), (\textcircled{0}+1,\textcircled{0})-(\textcircled{s}+1,\textcircled{s})\rightarrow(\textcircled{0}+1,\textcircled{0}))$




- S : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 32 bits)
- (b) : Head number of the devices where the data to be added to/subtracted from is stored (BIN 32 bits)

Setting	Internal Devices		R, ZR	JO/O		U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O, (G)		K, H	Ciller
S			•	0				0	_
(D)				0					_

Function

D+

(1) Adds 32-bit BIN data designated by (a) to 32-bit BIN data designated by (a), and stores the result of the addition at the device designated by (a).




- (2) The values for (s) and (10) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- (3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).
 - 0: Positive
 - 1: Negative
- (4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

```
    · K2147483647 +K2 → K-2147483647 ····· Since bit 31 value is "1", result of operation takes a negative value.
    · K-2147483648 +K-2 → K2147483646 ···· Since bit 31 value is "0", (80000000H) (FFFFFFEH) (7FFFFFEH)
```

D-

(1) Subtracts 32-bit BIN data designated by © from 32-bit BIN data designated by © and stores the result of the subtraction at the device designated by ©.



- (2) The values for (s) and (D) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- (3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).
 - 0: Positive
 - 1: Negative

D+, D+P, D-, D-P


(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

```
· K—2147483648—K2 — K2147483646 ······· Since bit 31 value is "0", (80000000H) (00000002H) (7FFFFFEH) result of operation takes a positive value.

· K2147483647 — K—2 — K—2147483647 ···· Since bit 31 value is "1", (80000000H) (FFFFFFEH) (80000001H) result of operation takes a negative value.
```

Operation Error

- (1) There is no operation error in the D+(P) or D-(P) instruction.




- Si : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BIN 32 bits)
- See : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 32 bits)
- (ii) : Head number of the devices where the addition/subtraction operation result will be stored (BIN 32 bits)

Setting	Internal	Devices	R, ZR J ()		U [] \G[]	Zn	Constants	Other	
Data	Bit	Word	IX, ZIX	Bit	Word	O:1(G:)		K, H	Other
§ 1)		0						0	_
S 2		0						0	_
(D)		0							_

Function

D+

(1) Adds 32-bit BIN data designated by (S) to 32-bit BIN data designated by (S), and stores the result of the addition at the device designated by (D).




- (2) The values for (\$), (\$\overline{9}\$) and (\$\overline{0}\$) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- (3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).
 - 0: Positive
 - · 1: Negative
- (4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

```
    • K2147483647 +K2 → K-2147483647 ··· Since bit 31 value is "1", result of operation takes a negative value.
    • K-2147483648 +K-2 → K2147483646 ··· Since bit 31 value is "0", result of operation takes a positive value.
```

D-

(1) Subtracts 32-bit BIN data designated by (5) from 32-bit BIN data designated by (2) and stores the result of the subtraction at the device designated by (D).



- (2) The values for (3), (2) and (1) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- (3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).
 - 0: Positive
 - 1: Negative
- (4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.



Operation Error


(1) There is no operation error in the D+(P) or D-(P) instruction.

Program Example

(1) The following program adds 28-bit data from X10 to X2B to the data at D9 and D10 when X0 goes ON, and outputs the result of the operation to Y30 to Y4B.




(2) The following program subtracts the data from M0 to M23 from the data at D0 and D1 when XB goes ON, and stores the result at D10 and D11.



6.2.3 *, *P, /, /P






- (BIN 16 bits)
- See : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BIN 16 bits)
- (BIN 32 bits)

Setting	Internal	Devices	R, ZR		U \G	Zn	Constants	Other	
Data	Bit	Word	IX, ZIX	Bit	Word	U1.G	-	K, H	Outer
§ 1)				0				0	_
<u>\$2</u>				0				0	_
(D)				0					

Function

*

(1) Multiplies BIN 16-bit data designated by (3) and BIN 16-bit data designated by (2), and stores the result in the device designated by (D).



(2) If (D) is a bit device, designation is made from the lower bits.

K1.....Lower 4 bits (b0 to b3)


K4.....Lower 16 bits (b0 to b15)

K8......32 bits (b0 to b31)

- (3) Values for (3) and (32) can be designated between -32768 and 32767 (BIN, 16 bits).
- (4) Judgments whether (3), (32), and (10) are positive or negative are made on the basis of the most significant bit (b15 for (5), and (22), for (10) and b31).
 - · 0: Positive
 - 1: Negative

1

(1) Divides BIN 16-bit data designated by (§1) and BIN 16-bit data designated by (§2), and stores the result in the device designated by (D).



(2) If a word device has been used, the result of the division operation is stored as 32 bits, and both the quotient and remainder are stored; if a bit device has been used, 16 bits are used and only the quotient is stored. Quotient: Stored at the lower 16 bits.

Remainder: Stored at the upper 16 bits (Stored only when using a word device).

- (3) Values for (3) and (2) can be designated between -32768 and 32767 (BIN 16 bits).
- (4) Judgment whether values for (5), (2), (0) and (0)+1 are positive or negative is made on the basis of the most significant bit (b15). (Sign is attached to both the quotient and remainder.)
 - 0: Positive
 - 1: Negative

Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The divisor is 0.	0	0	0	0	0	0

Program Example


(1) The following program multiplies "5678" by "1234" in BIN and stores the result at D3 and D4 when X5 turns ON.



(2) The following program multiplies BIN data at X8 to XF by BIN data at X10 to X1B, and outputs the result of the multiplication to Y30 to Y3F.




(3) The following program divides, when X3 is turned ON, the data at X8 to XF by 3.14 and outputs the operation result at Y30 to Y3F.



6.2.4 D*, D*P, D/, D/P





- S) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BIN 32 bits)
- Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BIN 32 bits)
- ① : Head number of the devices where the multiplication/division operation result will be stored (BIN 64 bits)

Setting	Internal Devices		R, ZR	J@\@		U []\G[]	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit We	Word	O::\G::		K, H	Other
§ 1	0								
\$2		0			O				
(D)		0				_			_


Function

D*

(1) Multiplies BIN 32-bit data designated by (s) and BIN 32-bit data designated by (s), and stores the result in the device designated by (D).



(2) If D is a bit device, only the lower 32 bits of the multiplication result will be considered, and the upper 32 bits cannot be designated.



If the upper 32 bits of the bit device are required for the result of the multiplication operation, first temporarily store the data in a word device, then transfer the word device data to the bit device by designating (D+2) and (D+3) data.

- (3) The values for (3) and (2) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- (4) Judgments whether ⑤), ⑥, and ⑥ are positive or negative are made on the basis of the most significant bit (b31 for ⑥) and ⑥, b63 for ⑥).
 - 0: Positive
 - 1: Negative

D/

(1) Divides BIN 32-bit data designated by (S) and BIN 32-bit data designated by (S), and stores the result in the device designated by (D).



(2) With a word device, the division operation result is stored in 64 bits and both the quotient and remainder are stored. With a bit device, only the quotient is stored as the operation result in 32 bits.

Quotient : Stored at the lower 32 bits.

Remainder: Stored at the upper 32 bits (Stored only when using a word device).

- (3) The values for (3) and (2) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- (4) Judgment whether values for (5), (2), (D) and (D)+2 are positive or negative is made on the basis of the most significant bit (b31).

(Sign is attached to both the quotient and remainder.)

- · 0: Positive
- 1: Negative


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) is turned ON, and the corresponding error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The divisor is 0.	0	0	0	0	0	0

Program Example

(1) The following program multiplies the BIN data at D7 and D8 by the BIN data at D18 and D19 when X5 is ON, and stores the result at D1 to D4.




(2) The following program outputs the value resulting when the data at X8 to XF is multiplied by 3.14 to Y30 to Y3F when X3 is ON.



6.2.5 B+, B+P, B-, B-P

Basic High performance Process Redundant Universal LCPU

1 When two data are set (\bigcirc + \bigcirc - \bigcirc , \bigcirc - \bigcirc - \bigcirc)



- S : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 4 digits)
- ① : Head number of the devices where the data to be added to/subtracted from is stored (BCD 4 digits)

Setting	Internal	Devices	R, ZR	J⊜	NED	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:; (O:)		K, H	Outer
S			•	0				0	_
(D)		•		0	•				_

Function


B+

(1) Adds the BCD 4-digit data designated by (D) and the BCD 4-digit data designated by (S), and stores the result of the addition at the device designated by (D).

- (2) 0 to 9999 (BCD 4 digits) can be assigned to (S) and (D).
- (3) If the result of the addition operation exceeds 9999, the higher bits are ignored. The carry flag in this case does not go ON.


B-

(1) Subtracts the BCD 4-digit data designated by (S) and the BCD 4-digit data designated by (D), and stores the result of the subtraction at the device designated by (D).



- (2) 0 to 9999 (BCD 4 digits) can be assigned to (S) and (D).
- (3) The following will result if an underflow is generated by the subtraction operation:

The carry flag in this case does not go ON.



Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The § or ® BCD data is outside the 0 to 9999 range.	0	0	0	0	0	0

Program Example

(1) The following program adds BCD data 5678 and 1234, stores it at D993, and at the same time outputs it to from Y30 to Y3F.

[Ladder Mode]




[List Mode]

Step	Instruction	D	evice
0 1 3 6 8	LD MOVP B+P MOVP END	SM400 H5678 H1234 D993	D993 D993 K4Y30

(2) The following program subtracts the BCD data 4321 from 7654, stores the result at D10, and at the same time outputs it to Y30 to Y3F.


[Ladder Mode]



[List Mode]

Step	Instruction		evice
0 1 3 6	LD MOVP B-P MOVP	SM400 H7654 H4321 D10	D10 D10 K4Y30

2 When three data are set (\$) + \$2 \rightarrow 0, \$9 - \$2 \rightarrow 0)




- S) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BCD 4 digits)
- Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 4 digits)
- ① : Head number of the devices where the addition/subtraction operation result will be stored (BCD 4 digits)

Setting	Internal	Devices	R 7R	R, ZR JONG UNGO Z		Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U::\G::		K, H	Other
§ 1)				0				0	_
<u>\$2</u>				0				0	_
(D)				0				_	_

Function

B+


(1) Adds the BCD 4-digit data designated by (S) and the BCD 4-digit data designated by (S), and stores the result of the addition at the device designated by (D).



- (2) 0 to 9999 (BCD 4 digits) can be assigned to (5), (5) and (D).
- (3) If the result of the addition operation exceeds 9999, the higher bits are ignored. The carry flag in this case does not go ON.

B-

(1) Subtracts the BCD 4-digit data designated by (3) and the BCD 4-digit data designated by (2), and stores the result of the subtraction at the device designated by (3).



- (2) 0 to 9999 (BCD 4 digits) can be assigned to ⑤), ⑥2 and ⑥).
- (3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	⑤ or ⑤ BCD data is outside the 0 to 9999 range.	0	0	0	0	0	0

Program Example

(1) The following program adds the D3 BCD data and the Z1 BCD data when X20 goes ON, and outputs the result to Y8 to Y17.




(2) The following program subtracts the BCD data at D20 from the BCD data at D10 when X20 goes ON, and stores the result at R10.



6.2.6 DB+, DB+P, DB-, DB-P



1 When two data are set $((\textcircled{0}+1,\textcircled{0})+(\textcircled{s}+1,\textcircled{s})\rightarrow(\textcircled{0}+1,\textcircled{0}), (\textcircled{0}+1,\textcircled{0})-(\textcircled{s}+1,\textcircled{s})\rightarrow(\textcircled{0}+1,\textcircled{0}))$




- (S) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 8 digits)
- ① : Head number of the devices where the data to be added to/subtracted from is stored (BCD 8 digits)

Setting	Internal	Devices	R 7R	R, ZR J∷\∷		U::\G::	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U:1(G:)		K, H	Other
S				0				0	_
0				0				_	_

Function

DB+


(1) Adds the BCD 8-digit data designated by (a) and the BCD 8-digit data designated by (a), and stores the result of the addition at the device designated by (a).




- (2) 0 to 99999999 (BCD 8 digits) can be assigned to (S) and (D).
- (3) If the result of the addition operation exceeds 99999999, the upper bits will be ignored. The carry flag in this case does not go ON.

DB-

(1) Subtracts the BCD 8-digit data designated by ① and the BCD 8-digit data designated by ③, and stores the result of the subtraction at the device designated by ①.



- (2) 0 to 99999999 (BCD 8 digits) can be assigned to (S) and (D).
- (3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.




(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The (s) or (D) BCD data is outside the 0 to 99999999 range.	0	0	0	0	0	0


Program Example

(1) The following program adds the BCD data 12345600 and 34567000, stores the result at D887 and D888, and at the same time outputs them to from Y30 to Y4F.

[Ladder Mode]




[List Mode]





(2) The following program subtracts the BCD data 98765432 from 12345678, stores the result at D100 and D101, and at the same time outputs it from Y30 to Y4F.

[Ladder Mode]



[List Mode]






- S) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BCD 8 digits)
- Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 8 digits)
- ① : Head number of the devices where the addition/subtraction operation result is stored (BCD 8 digits)

Setting	Internal	Devices	R, ZR	J	NO.	U () (G	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O1.G		K, H	Other
S 1				0				0	_
<u>\$2</u>				0				0	_
(D)				0				_	_

Function

DB+

(1) Adds the BCD 8-digit data designated by (§1) and the BCD 8-digit data designated by (§2), and stores the result of the addition at the device designated by (©).




- (2) 0 to 99999999 (BCD 8 digits) can be assigned to ⑤), ⑥2 and ⑥).
- (3) If the result of the addition operation exceeds 99999999, the upper bits will be ignored. The carry flag in this case does not go ON.


$$990000000 + 01654321 \rightarrow 00654321$$

DB-

(1) Subtracts the BCD 8-digit data designated by (3) and the BCD 8-digit data designated by (2), and stores the result of the subtraction at the device designated by (1).



- (2) 0 to 99999999 (BCD 8 digits) can be assigned to (\$1), (\$2) and (D).
- (3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.




(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The ⑤ , ⑥ or ⑥ BCD data is outside the 0 to 99999999 range.	0	0	0	0	0	0


Program Example

(1) The following program adds the BCD data at D3 and D4 to the BCD data at Z1 and Z2 when X20 goes ON, and stores the result at R10 and R11.



6.2.7 B*, B*P, B/, B/P





- S) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BCD 4 digits)
- ② : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BCD 4 digits)
- Head number of the devices where the multiplication/division operation result will be stored (BCD 8 digits)

Setting	Internal	Devices	R, ZR	R JONG Zn		Constants	Other		
Data	Bit	Word	11, 211	Bit	Word	O 1 O 1		K, H	Other
§ 1)				0				0	_
<u>\$2</u>				0				0	_
(D)				0					_

Function

B*


(1) Multiplies BCD data designated by (s) and BCD data designated by (s), and stores the result in the device designated by (D).



(2) 0 to 9999 (BCD 4 digits) can be assigned to si and so.

B/

(1) Divides BCD data designated by (s) and BCD data designated by (s), and stores the result in the device designated by (D).



- (2) Uses 32 bits to store the result of the division as quotient and remainder
 - Quotient (BCD 4 digits) :Stored at the lower 16 bits.
 - Remainder (BCD 4 digits) :Stored at the upper 16 bits.
- (3) If (2) has been designated as a bit device, the remainder of the operation will not be stored.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The or BCD data is outside the 0 to 9999 range. The divisor is 0.	0	0	0	0	0	0

Program Example


(1) The following program multiplies, when X20 is turned ON, the BCD data at X0 to XF by the BCD data at D8 and stores the operation result at D0 to D1.




[Operation]




(2) The following program divides 5678 by the BCD data 1234, stores the result at D502 and D503, and at the same time outputs the quotient to Y30 to Y3F.





6.2.8 DB*, DB*P, DB/, DB/P






- (BCD 8 digits) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BCD 8 digits)
- EData for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BCD 8 digits)
- (D) : Head number of the devices where the multiplication/division operation result will be stored (BCD 16 digits)

Setting	Internal	Devices	R, ZR	J	NO	U ()G	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U;;\G;; 211		K, H	Other
§ 1		0				0			_
<u>\$2</u>		0				0			_
(D)		0				_			_

Function

DB*


(1) Multiplies the BCD 8-digit data designated by (s) and the BCD 8-digit data designated by (s), and stores the product at the device designated by (D).



- (2) If D has designated a bit device, the lower 8 digits (lower 32 bits) will be used for the product, and the higher 8 digits (upper 32 bits) cannot be designated.
 - K1.....Lower 1 digit (b0 to 3), K4.....Lower 4 digits (b0 to 15), K8.....Lower 8 digits (b0 to 31)
- (3) 0 to 99999999 (BCD 8 digits) can be assigned to 🕄 and 🕸.

DB/

(1) Divides 8-digit BCD data designated by (3) and 8-digit BCD data designated by (3), and stores the result in the device designated by (5).



(2) 64 bits are used for the result of the division operation, and stored as quotient and remainder.

Quotient (BCD 8 digits) :Stored at the lower 32 bits. Remainder (BCD 8 digits) :Stored at the upper 32 bits.


(3) If (3) has been designated as a bit device, the remainder of the operation will not be stored.


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The One of the One o	0	0	0	0	0	0

Program Example


(1) The following program multiplies the BCD data 67347125 and 573682, stores the result from D502 to D505, and at the same time outputs the upper 8 digits to Y30 to Y4F.





(2) The following program divides the BCD data from X20 to X3F by the BCD data at D8 and D9 when X0B goes ON, and stores the result from D765 to D768.

Remainder




Quotient



6.2.9 E+, E+P, E-, E-P

 Basic model QCPU: The serial number (first five digits) is "04122" or later.

1 When two data are set $((@+1, @)+(@+1, @) \rightarrow (@+1, @), (@+1, @)-(@+1, @) \rightarrow (@+1, @))$



- (s) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
- (D) : Head number of the devices where the data to be added to/subtracted from is stored (real number)


Setting	Internal	Devices	R, ZR	J	NO.	U () (G	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	- U:;\G:;		E	Other
S	1			1		0	○*1	0	_
(D)	_			_		0	○*1	_	_

^{*1:} Available only in multiple Universal model QCPU and LCPU

Function

E+


(1) Adds the 32-bit floating decimal point type real number designated at ① and the 32-bit floating decimal point type real number designated at ③, and stores the sum in the device designated at ⑥.



- (2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
 - $0, 2^{-126} \le | \text{ Designated value (stored value)} | < 2^{128}$

E-

(1) Subtracts a 32-bit floating decimal point type real number designated by (1) and a 32-bit floating decimal point type real number designated by (3), and stores the result at a device designated by (1).




- (2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
 - $0, 2^{-126} \le | \text{ Designated value (stored value)} | < 2^{128}$

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The specified device value is not within the following range:						
4100	$0, 2^{-126} \le $ Specified device value $ < 2^{128}$	0	\circ	0	0	_	
	The specified device value is -0.						
	The operation result exceeds the following range (when an overflow						
4141	occurs):	0	0	0	0	\circ	0
	2 ¹²⁸ ≦ Operation result						
4140	The specified device value is 0, unnormalized number, nonnumeric,					\cap	
7140	and $\pm \infty$.					0	

Program Example


(1) The following program adds the 32-bit floating decimal point type real numbers at D3 and D4 and the 32-bit floating decimal point type real numbers at D10 and D11 when X20 goes ON, and stores the result at D3 and D4.




[Operation]




(2) The following program subtracts the 32-bit floating decimal point type real number at D10 and D11 from the 32-bit floating decimal point type real numbers at D20 and D21, and stores the result of the subtraction at D20 and D21.



[Operation]



When three data are set (((\S)+1, \S))+(\S 2+1, \S 2) \rightarrow (\S 0+1, \S 0), (\S 3+1, \S 3)-(\S 2+1, \S 2) \rightarrow (\S 0+1, \S 0))



- S) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (real number)
- Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
- (real number) : Head number of the devices where the addition/subtraction operation result is stored (real number)


Setting	Internal	Devices	R, ZR	J∷	\□	U () (G ()	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	010	2	E	Other
§ 1)	1			1		0	○*1	0	_
<u>\$2</u>	-			_		0	○*1	0	_
(D)				_		0	○*1		_

^{*1:} Available only in multiple Universal model QCPU and LCPU

Function

E+


(1) Adds the 32-bit floating decimal point type real number designated at (3) and the 32-bit floating decimal point type real number designated at (2), and stores the sum in the device designated at (3).



- (2) Values which can be designated at (5), (5) and (D) and which can be stored, are as follows:
 - 0, $2^{-126} \le |$ Designated value (stored value) | < 2^{128}

E-

(1) Subtracts a 32-bit floating decimal point type real number designated by (s) and a 32-bit floating decimal point type real number designated by (s), and stores the result at a device designated by (o).




- (2) Values which can be designated at (3) and (2) and (2) which can be stored, are as follows:
 - $0, 2^{-126} \le |$ Designated value (stored value) $| < 2^{128}$

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is not within the following range: $0, 2^{-126} \le $ Specified device value $ < 2^{128}$						
4100	The specified device value is -0.)			
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \! \leq \mid \text{Operation result} \mid$	_	_	-		0	0
4140	The specified device is 0, unnormalized number, nonnumeric, and $\pm\infty.$				_	0	0

Program Example


(1) The following program adds the 32-bit floating decimal point type real numbers at D3 and D4 and the 32-bit floating decimal point type real numbers at D10 and D11 when X20 goes ON, and outputs the result to R0 and R1.



[Operation]




(2) The following programs subtracts the 32-bit floating decimal point type real numbers at D20 and D21 from the 32-bit floating decimal point type real numbers at D11 and D10, and stores the result at D30 and D31.



6.2.10 ED+, ED+P, ED-, ED-P



1 When two data are set (((0+3,(0+2,(0+1,(0))+((3+3,(3+2,(3+1,(3)) \rightarrow ((0+3,(0+2,(0+1,(0)), ((0+3,(0+2,(0+1,(0))) ((3+3,(3+2,(3+1,(3)) \rightarrow ((0+3,(0+2,(0+1,(0)))




- S : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
- (D) : Head number of the devices where the data to be added to/subtracted from is stored (real number)

Setting	Internal	Devices	R, ZR	<i>7</i> R J∷\∷		U_\G_	J∷∖G∷ Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	- U:;\G:;		E	Othici
S)			_		0	_
(D))		•	_		1	_

Function

ED+

(1) Adds the 64-bit floating decimal point type real number designated at ① and the 64-bit floating decimal point type real number designated at ③, and stores the sum in the device designated at ⑥.




(2) Values which can be designated at (§) and (D) and which can be stored, are as follows:

0, $2^{-1022} \le |$ Designated value (stored value) $| < 2^{1024}$

ED-

(1) Subtracts a 64-bit floating decimal point type real number designated by (D) and a 64-bit floating decimal point type real number designated by (S), and stores the result at a device designated by (D).



(2) Values which can be designated at (S) and (D) and which can be stored, are as follows:


0, $2^{-1022} \le |$ Designated value (stored value) | < 2^{1024}

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leqq \text{Specified device value} < 2^{\text{1024}}$ The value of the specified device is -0.	_	_	_	_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \! \leqq \mid \text{Operation result} \mid$	_	1		_	0	0

Program Example


(1) The following program adds the 64-bit floating decimal point type real numbers at D3 to D6 and the 64-bit floating decimal point type real numbers at D10 to D13 when X20 goes ON, and stores the result at D3 to D6.




[Operation]



(2) The following program subtracts the 64-bit floating decimal point type real number at D10 to D13 from the 64-bit floating decimal point type real numbers at D20 to D23, and stores the result of the subtraction at D20 to D23.



When three data are set ((\$)+3,\$)+2,\$)+1,\$))+(\$)+3,\$)+2,\$+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))-(\$)+3,\$)+2,\$)+1,\$))+1,\$)




- (real number) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (real number)
- See : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
- (a): Head number of the devices where the addition/subtraction operation result is stored (real number)

Setting	Internal	Devices	R, ZR	J	\∷ U∷\G∷ Zn		Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	O 1 O 5	710	E	Canon
§ 1)	_					_		0	_
<u>\$2</u>	_					_		0	_
(D)	_					_		_	

Function

ED+

(1) Adds the 64-bit floating decimal point type real number designated at (3) and the 64-bit floating decimal point type real number designated at (2), and stores the sum in the device designated at (3).




(2) Values which can be designated at (5), (52) and (10) and which can be stored, are as follows:

0, $2^{-1022} \le |$ Designated value (stored value) | < 2^{1024}

ED-

(1) Subtracts a 64-bit floating decimal point type real number designated by (s) and a 64-bit floating decimal point type real number designated by (s), and stores the result at a device designated by (D).



(2) Values which can be designated at (3) and (2) and (2) which can be stored, are as follows:

0, $2^{-1022} \le |$ Designated value (stored value) | < 2^{1024}


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leqq \text{ Specified device value < } 2^{\text{1024}}$ The specified device value is -0.	_	l	_		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \! \leqq \mid \text{Operation result} \mid$	_			_	0	0


Program Example

(1) The following program adds the 64-bit floating decimal point type real numbers at D3 to D6 and the 64-bit floating decimal point type real numbers at D10 to D13 when X20 goes ON, and outputs the result at R0 to R3.



[Operation]


(2) The following programs subtracts the 64-bit floating decimal point type real numbers at D20 to D23 from the 64-bit floating decimal point type real numbers at D10 to D13, and stores the result at D30 to D33.





6.2.11 E*, E*P, E/, E/P

 Basic model QCPU: The serial number (first five digits) is "04122" or later.



- S) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (real number)
- ② : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (real number)
- (b) : Head number of the devices where the multiplication/division operation result will be stored (real number)


Setting	R. ZF		R 7R	Jiii	NO	U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word		2.11	E	Other
§ 1	_			_		0	○*1	0	_
<u>\$2</u>	_			_		0	○*1	0	_
(D)	_					0	○*1	_	_

^{*1:} Available only in multiple Universal model QCPU and LCPU

Function

E*


(1) Multiplies the 32-bit floating decimal point real number designated by (3) by the 32-bit floating decimal point real number designated by (2) and stores the operation result at the device designated by (2).



- (2) Values which can be designated at (5), (2) and (D) and which can be stored, are as follows:
 - 0, $2^{-126} \le |$ Designated value (stored value) $| < 2^{128}$

E/

(1) Divides the 32-bit floating decimal point real number designated by (§1) by the 32-bit floating decimal point real number designated by (§2) and stores the operation result at the device designated by (⑤).



- (2) Values which can be designated at (3), (2) and (1) and which can be stored, are as follows:
 - 0, $2^{-126} \le |$ Designated value (stored value) $| < 2^{128}$

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is not within the following range: $0,2^{\text{-}126} \leqq \text{Specified device value} < 2^{128}$ The specified device value is -0.	0	0	0	0	_	-
	The divisor is 0.	0	0	0	0	0	
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} {\leq} \mid \text{Operation result} \mid$	_	_	_	_	0	0
4140	The specified device value is 0, unnormalized number, nonnumeric, and $\pm\infty.$	_	_		_	0	0


Program Example

(1) The following program multiplies the 32-bit floating decimal point real numbers at D3 and D4 and the 32-bit floating decimal point real numbers at D10 and D11, and stores the result at R0 and R1.






[Operation]




(2) The following program divides the 32-bit floating decimal point real numbers at D10 and D11 by the 32-bit floating decimal point real numbers at D20 and D21, and stores the result at D30 and D31.

[Ladder Mode]

[List Mode]




[Operation]



6.2.12 ED*, ED*P, ED/, ED/P






- (real number) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (real number)
- Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (real number)
- (b) : Head number of the devices where the multiplication/division operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	J [[]\[[]		U []\G[]	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	0:10:5		E	Outer
§ 1)	1					0	_		
<u>\$2</u>	_					_		0	_
(D)	_					_		_	

Function

ED*


(1) Multiplies the 64-bit floating decimal point real number designated by (3) by the 64-bit floating decimal point real number designated by (2) and stores the operation result at the device designated by (2).



- (2) Values which can be designated at (5), (2) and (D) and which can be stored, are as follows:
 - 0, $2^{-1022} \le |$ Designated value (stored value) $| < 2^{1024}$
- (3) When the operation results in -0 or an underflow, the result is processed as 0.

ED/

(1) Divides the 64-bit floating decimal point real number designated by (§1) by the 64-bit floating decimal point real number designated by (§2) and stores the operation result at the device designated by (⑤).



- (2) Values which can be designated at (5), (2) and (D) and which can be stored, are as follows:
 - 0, $2^{-1022} \le |$ Designated value (stored value) $| < 2^{1024}$
- (3) When the operation results in -0 or an underflow, the result is processed as 0.


Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leqq \text{Specified device value} < 2^{\text{1024}}$ The specified device value is -0.	_	1	ı		0	0
4100	The divisor is 0.				_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \! \leqq \mid \text{Operation result} \mid$	_		_	_	0	0

Program Example

(1) The following program multiplies the 64-bit floating decimal point real numbers at D3 to D6 and the 64-bit floating decimal point real numbers at D10 to D13, and stores the result at R0 to R3.






[Operation]

(2) The following program divides the 64-bit floating decimal point real numbers at D10 to D13 by the 64-bit floating decimal point real numbers at D20 to D23, and stores the result at D30 to D33.






[Operation]



6.2.13 BK+, BK+P, BK-, BK-P




- (BIN 16 bits)
- Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
- (BIN 16 bits)
- n : Number of addition/subtraction data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR	JONO UONG Zn Co		Constants	Other		
Data	Bit	Word	11, 211	Bit	Word	O:1\G:1	211	K, H	Other
(S1)							1		
(S2)						_		0	1
(D)				_					_
n	0			0			0	_	


Function

BK+

(1) Adds n points of BIN data from the device designated by (5) and n-points of BIN data from the device designated by (52) and stores the result from the device designated by (52) onward.




- (2) Block addition is performed in 16-bit units.
- (3) The constant designated by [©] can be between −32768 and 32767 (BIN 16-bit data).




(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

BK-

(1) Subtracts n points of BIN data from the device designated by (3) and n-points of BIN data from the device designated by (2) and stores the result from the device designated by (2) onward.



- (2) Block subtraction is performed in 16-bit units.
- (3) The constant designated by [©] can be between −32768 and 32767 (BIN 16-bit data).



(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The points specified in n exceed those of the corresponding device						
	specified in (5), (2), or (0).						
	The ranges of devices starting from the one specified in (s) and (D)						
4101	overlap by n points (except when the same device is specified in §) and					\cap	
7101	(©).					0	
	The ranges of devices starting from the one specified in and						
	overlap by n points (except when the same device is specified in 🕸 and						
	(®).						

Program Example

(1) The following program adds, when X20 is turned ON, the data stored at D100 to D103 to the data stored at R0 to R3 and stores the operation result into the area starting from D200.




(2) The following program subtracts, when X1C is turned ON, the constant 8765 from the data at D100 to D102 and stores the operation result into the area starting from R0.



6.2.14 DBK+, DBK+P, DBK-, DBK-P



 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



- Addition and subtraction data or head number of the devices where the addition and subtraction data are stored (BIN 32 bits)
- \odot : Head number of the devices where the addition and subtraction operation result will be stored (BIN 32 bits)
- n : Number of addition and subtraction data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NO	U 🗀 \G 🗀	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U::\G::	2	K,H	Other
§ 1	_		Ó			_	_		
\$ 2	1		0					0	1
(D)									
n				0			0		

Function

DBK+

(1) This instruction adds BIN 32-bit data stored in n-point devices starting from the device specified by

to BIN 32-bit data stored in n-point devices starting from the device specified by

or a constant, and then stores the operation result into the nth device specified by

name and a stored in n-point devices starting from the device specified by

or a constant, and then stores the operation result into the nth device specified by


name and a stored in n-point devices starting from the device specified by

or a constant, and then stores the operation result into the nth device specified by


name and a stored in n-point devices starting from the device specified by

or a constant.

When a device is specified for §2



When a constant is specified for §2



- (2) Block addition is executed in 32-bit units.
- (3) The constant in the device specified by ② can be between —2147483648 to 2147483647 (BIN 32-bit data).
- (4) If the value specified by n is 0, the instruction will be not processed.
- (5) The following will happen if an overflow occurs in an operation result:


The carry flag in this case is not turned on.

- · K2147483647+K2 → K-2147483647 (7FFFFFFH) (00000002H) (80000001H)
- · K—2147483647+K —2 → K2147483647 (8000001h) (FFFFFFEH) (7FFFFFFH)


DBK-

(1) This instruction subtracts BIN 32-bit data stored in the n-point devices starting from the device specified by ② or a constant from BIN 32-bit data stored in n-point devices starting from the device specified by ③, and then stores the operation result into the nth device specified by ⑤ and up,

When a device is specified for (\$2)



When a constant is specified for \$2



- (2) Block subtraction is executed in 32-bit units.
- (3) The constant in the device specified by ② can be between —2147483648 to 2147483647 (BIN 32-bit data).
- (4) If the value specified by n is 0, the instruction will be not processed.

DBK+, DBK+P, DBK-, DBK-P

(5) \bigcirc specifies out of the range of n-point devices starting from the device specified by \bigcirc and \bigcirc .

However, §1 and §2 can specify the same device.

(6) The following will happen if an overflow occurs in an operation result:

The carry flag in this case is not turned on.

- · K2147483647 K−2 → K−2147483647 (7FFFFFF_H)(00000002_H) (80000001_H)
- · K-2147483647 K2 → K2147483647 (80000001H) (FFFFFFFH) (7FFFFFFH)

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	A negative value is specified for n.	0	0	0	0	0	0
	The points specified in n exceed those of the corresponding device						
	specified in (S), (S), or (D).						
	The ranges of devices starting from the one specified in 🕄 and 🛈						
4101	overlap by n points (except when the same device is specified in						
4101	(b).	0	0		0	0	0
	The ranges of devices starting from the one specified in and						
	overlap by n points (except when the same device is specified in 🕸 and						
	(®).						

Program Example

(1) The following program adds the value data stored at R0 to R5 to the constant, and then stores the operation result into D30 to D35, when M0 is turned on.


[Ladder Mode]



[List Mode]



[Operation]




(2) The following program subtracts the value data stored at D50 to D59 from the value data stored at D100 to D109, and then stores the operation result into R100 to R109, when M0 is turned on.










[Operation]

b3	31 b	0 b3	31 k	<u>0</u> 0 b3	31 b0
D101,D100	12345	D51,D50	11111	R101,R100	1234
D103,D102	54321	D53,D52	-11111	R103,R102	65432
D105,D104	-12345	- D55,D54	22222	R105,R104	-34567
D107,D106	-54321	D57,D56	-22222	R107,R106	-32099
D109,D108	99999	D58,D58	33333	R109,R108	66666

6.2.15 \$+, \$+P



1 When two data are set (\mathbb{D} + $\mathbb{S} \to \mathbb{D}$)




- S : Data for linking or head number of the devices where the data for linking is stored (character string)
- : Head number of the devices where the data to be linked is stored (character string)

Setting	Internal Devices		R, ZR	J∷∖∷		U∷\G∷ Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U:;\G;;		\$	Other
S			Ö						_
(D)				_				_	

Function

(1) Links the character string data designated by (s) after the character string data designated by (D) and stores the result into the area starting with the device number designated by (D).

The object of character string data is that character string data stored from device numbers designated at \bigcirc and \bigcirc to that stored at "00_H".



(2) When character strings are linked, the "00_H", which indicates the end of character string data designated at ①, is ignored, and the character string designated at ③ is appended to the last character of the ② string.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The number of device points starting from the device specified in ① is insufficient to store all character strings. The storage device numbers for the character strings specified by ⑤ and ⑥ overlap. The number of characters of ⑤ and ⑥ exceeds 16383.	0	0	0	0	0	0

Program Example

(1) The following program links the character string stored from D10 to D12 to the character string "ABCD" when X0 is ON.







2 When three data are set (§)+\$2 \rightarrow (D)




- **S1**) : Data for linking or head number of the devices where the data for linking is stored (character string)
- **S**2 : Data to be linked or head number of the devices where the data to be linked is stored (character string)
- : Head number of the devices where the linking result will be stored (character string)

Setting	Internal	Devices	R, ZR	J=\=	U_\G_	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Bit Word	O10	- 11	\$	Other
§ 1)						_		0	_
<u>\$2</u>				_				0	_
(D)				_					

Function

(1) Links the character string data designated by ② after the character string data designated by ③ and stores the result into the area starting with the device number designated by ⑤.



(2) When character strings are linked, the "00_H" which indicates the end of character string data indicated by ⑤), is ignored, and the character string indicated by ⑥ is appended to the last character of the ⑥) string.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The number of device points starting from the device specified in ① is insufficient to store all character strings.						
	The storage device numbers for the character strings specified by 🕄						
4101	and 🕸 overlap.	0	0	\circ	0	\circ	0
	The storage device numbers for the character strings specified by 🕸						
	and o o o o o o o o o o o o o						
	The number of characters of (si), (si) and (ii) exceeds 16383.						

Program Example

(1) The following program links the character string stored from D10 to D12 with the character string "ABCD" when X0 is ON, and stores them in D100 onwards.




[Operation]



6.2.16 INC, INCP, DEC, DECP





(BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NO.	U () (G ()	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U:;\G:;		Constants	Other
(D)				0				_	_

Function

INC

(1) Adds 1 to the device designated by (1) (16-bit data).



(2) When INC/INCP operation is executed for the device designated by ①, whose content is 32767, the value -32768 is stored at the device designated by ②.

DEC

(1) Subtracts 1 from the device designated by (16-bit data).



(2) When DEC/DECP operation is executed for the device designated by ①, whose content is -32768, the value 32767 is stored at the device designated by ①.


Operation Error

(1) There is no operation error in the INC(P) or DEC(P) instruction.

Program Example

(1) The following program outputs the present value at the counter C0 to C20 to the area Y30 to Y3F in BCD, every time X8 is turned ON. (When present value is less than 9999)

[Ladder Mode]




[List Mode]


Step	Instruction		Device
0 1 4 6 9	LD BCDP INCP LD= OR RST	X8 COZ1 Z1 K21 X7 Z1	K4Y30 Z1

(2) The following is a down counter program.

[Ladder Mode]




[List Mode]



6.2.17 DINC, DINCP, DDEC, DDECP





Example : Head number of devices for DINC(+1) or DDEC(-1) operation (BIN 32 bits)

Setting	Internal	Devices	R 7R	R. ZR		U::\G::	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:1.G:3		Constants	Other
(D)				0				_	_

Function

DINC

(1) Adds 1 to the device designated by (32-bit data).



(2) When DINC/DINCP operation is executed for the device designated by ①, whose content is 2147483647, the value -2147483648 is stored at the device designated by ②.

DDEC

(1) Subtracts -1 from the device designated by (2) (32-bit data).



(2) When DDEC/DDECP operation is executed for the device designated by ①, whose content is 0, the value -1 is stored at the device designated by ②.

Operation Error


(1) There is no operation error in the DINC(P) or DDEC(P) instruction.

Program Example


(1) The following program adds 1 to the data at D0 and D1 when X0 is ON.




(2) The following program adds 1 to the data set at X10 to X27 when X0 goes ON, and stores the result at D3 and D4.



(3) The following program subtracts 1 from the data at D0 and D1 when X0 goes ON.




(4) The following program subtracts 1 from the data set at X10 to X27 when X0 goes ON, and stores the result at D3 and D4.



6.3 Data conversion instructions

6.3.1 BCD, BCDP, DBCD, DBCDP






- © : BIN data or head number of the devices where the BIN data is stored (BIN 16/32 bits)
- : Head number of the devices where BCD data will be stored (BCD 4/8 digits)

Setting	Internal	Devices	R, ZR	J∷	\ []]	U::\G::	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U:;\G:;	2	K, H	Other
S				0				0	
(D)				0					

Function


BCD

Converts BIN data (0 to 9999) at the device designated by (S) to BCD data, and stores it at the device designated by (D).



DBCD

Converts BIN data (0 to 99999999) at the device designated by (S) to BCD data, and stores it at the device designated by (D).




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data of ⑤ is other than 0 to 9999 when the BCD instruction is executed.	0	0	0	0	0	0
4100	The data of ⑤ or ⑥+1 is other than 0 to 99999999 when the DBCD instruction is executed.	0	0	0	0	0	0

Program Example


(1) The following program outputs the present value of C4 from Y20 to Y2F to the BCD display device.




7-segment display unit



(2) The following program outputs 32-bit data from D0 to D1 to Y40 to Y67.




7-segment display unit



6.3.2 BIN, BINP, DBIN, DBINP






- S : BCD data or head number of the devices where the BCD data is stored (BCD 4/8 digits)
- (BIN 16/32 bits) : Head number of the devices where BIN data will be stored

Setting	Internal	Devices	R, ZR	J	NO.	U () (G ()	U=\G=	u=\g=	U=\G=	u=\g=	U \G	Zn	Constants	Other
Data	Bit	Word	IX, L IX	Bit	Word	O:1(O:)		K, H	Other					
S		0						0	_					
(D)		0						_						

Function


BIN

Converts BCD data (0 to 9999) at device designated by (s) to BIN data, and stores at the device designated by (D).



DBIN

Converts BCD data (0 to 99999999) at device designated by (S) to BIN data, and stores at the device designated by (D).



Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	When values other than 0 to 9 are specified to any digits of §.	0	0	0	0	0	0


The error above can be suppressed by turning ON SM722.

However, the instruction is not executed regardless of whether SM722 is turned ON or OFF if the designated value is out of the available range.


For the BINP/DBINP instruction, the next operation will not be performed until the command (execution condition) is turned from OFF to ON regardless of the presence/absence of an error.

Program Example

(1) The following program converts the BCD data at X10 to X1B to BIN when X8 is ON, and stores it at D8.



(2) The following program converts the BCD data at X10 to X37 to BIN when X8 is ON, and stores it at D0 and D1. (Addition of the BIN data converted from BCD at X20 to X37 and the BIN data converted from BCD at X10 to X1F)




If the data set at X10 to X37 is a BCD value which exceeds 2147483647, the value at D0 and D1 will be a negative value, because it exceeds the range of numerical values that can be handled by a 32-bit device.



6.3.3 FLT, FLTP, DFLT, DFLTP

 Basic model QCPU: The serial number (first five digits) is "04122" or later.



- (BIN 16/32 bits) Integer data to be converted to 32-bit floating decimal point data or head number of the devices where the integer data is stored (BIN 16/32 bits)
- (a) : Head number of the devices where the converted 32-bit floating decimal point data will be stored (real number)

Setting	Internal	Devices	R, ZR	J:	NO	U \G	Zn	Constants	Other
Data	Bit	Word	IX, L IX	Bit	Word			K, H	Other
S	0			0		0	0	0	_
D	_					0	○ ^{*1}	_	_

^{*1:} Available only in multiple Universal model QCPU and LCPU

Function

FLT

(1) Converts 16-bit BIN data designated by (s) to 32-bit floating decimal point type real number, and stores at device number designated by (D).



(2) BIN values between -32768 to 32767 can be designated by §.

DFLT

(1) Converts 32-bit BIN data designated by (s) to 32-bit floating decimal point type real number, and stores at device number designated by (D).




(2) BIN values between -2147483648 to 2147483647 can be designated by \$\mathbb{S}\$+1 and \$\mathbb{S}\$.

FLT, FLTP, DFLT, DFLTP

(3) Due to the fact that 32-bit floating decimal point type real numbers are processed by simple 32-bit processing, the number of significant digits is 24 bits if the display is binary and approximately 7 digits if the display is decimal. For this reason, if the integer exceeds the range of -16777216 to 16777215 (24-bit BIN value), errors can be generated in the conversion value.

As for the conversion result, the 25th bit from the upper bit of the integer is always filled with 1 and 26th bit and later bits are truncated.




Operation Error


(1) There is no operation error in the FLT(P) or DFLT(P) instruction.

Program Example

(1) The following program converts the BIN 16-bit data at D20 to a 32-bit floating decimal point type real number and stores the result at D0 and D1.




(2) The following program converts the BIN 32-bit data at D20 and D21 to a 32-bit floating decimal point type real number, and stores the result at D0 and D1.



6.3.4 FLTD, FLTDP, DFLTD, DFLTDP






- (BIN 16/32 bits) Integer data to be converted to 64-bit floating decimal point data or head number of the devices where the integer data is stored (BIN 16/32 bits)
- (i) : Head number of the devices where the converted 64-bit floating decimal point data will be stored (real number)

Setting	Internal	Devices	R, ZR	J	NED	U::\G::	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U:;\G:;	2	K, H	Other
S	_				_		0		
(D)							_		

Function

FLTD


(1) Converts 16-bit BIN data designated by (s) to 64-bit floating decimal point type real number, and stores at device number designated by (D).



(2) BIN values between -32768 to 32767 can be designated by S.

DFLTD

(1) Converts 32-bit BIN data designated by (S) to 64-bit floating decimal point type real number, and stores at device number designated by (D).



(2) BIN values between -2147483648 to 2147483647 can be designated by \$\infty\$+1 and \$\infty\$.

Operation Error

(1) There is no operation error in the FLT(P) or DFLT(P) instruction.


Program Example

(1) The following program converts the BIN 16-bit data at D20 to a 64-bit floating decimal point type real number and stores the result at D0 to D3.




INT, INTP, DINT, DINTP

[Operation]




(2) The following program converts the BIN 32-bit data at D20 and D21 to a 64-bit floating decimal point type real number, and stores the result at D0 to D3.



6.3.5 INT, INTP, DINT, DINTP



 Basic model QCPU: The serial number (first five digits) is "04122" or later.



- S : 32-bit floating decimal point data to be converted to BIN value or head number of the devices where the floating decimal point data is stored (real number)
- : Head number of the devices where the converted BIN value will be stored (BIN 16/32 bits)


Setting	Internal	Devices	R, ZR	J	NIII	U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U1.G	2.11	E	Other
S	_			_	0		○*1	0	_
(D)	0			0		0			_

^{*1:} Available only in multiple Universal model QCPU and LCPU

Function

INT

(1) Converts the 32-bit floating decimal point real number designated at (S) into BIN 16-bit data and stores it at the device number designated at (D).



- (2) The range of 32-bit floating decimal point type real numbers that can be designated at \$\sigma\$+1 or \$\sigma\$ is from -32768 to 32767.
- (3) Stores integer values stored at (D) as BIN 16-bit values.
- (4) After conversion, the first digit after the decimal point of the real number is rounded off.

DINT

(1) Converts 32-bit floating decimal point type real number designated by (S) to BIN 32-bit data, and stores the result at the device number designated by (D).



- (2) The range of 32-bit floating decimal point type real numbers that can be designated at \$\infty\$+1 or \$\infty\$ is from -2147483648 to 2147483647.
- (3) The integer value stored at ①+1 and ① is stored as BIN 32 bits.
- (4) After conversion, the first digit after the decimal point of the real number is rounded off.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}126} \leqq \text{ Specified device value } < 2^{128}$ The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$.	_	1		ı	0	0
4100	The 32-bit floating point data specified by when the INT instruction is used is outside the -32768 to 32767 range.	0	0	0	0	0	0
4100	The 32-bit floating point data specified by when the DINT instruction is used is outside the -2147483648 to 2147483647 range.	0	0	0	0	0	0

Program Example


(1) The following program converts the 32-bit floating decimal point type real number at D20 and D21 to BIN 16-bit data, and stores the result at D0.



[Operation]




(2) The following program converts the 32-bit floating decimal point type real number at D20 and D21 to BIN 32-bit data and stores the result at D0 and D1.



6.3.6 INTD, INTDP, DINTD, DINTDP





- (s) : 64-bit floating decimal point data to be converted to BIN value or head number of the devices where the floating decimal point data is stored (real number)
- ① : Head number of the devices where the converted BIN value will be stored (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J@\@		U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U1.G	2.11	E	Other
S	1						_	0	
(D)	_						0		

Function

INTD

(1) Converts the 64-bit floating decimal point real number designated at (§) into BIN 16-bit data and stores it at the device number designated at (D).



- (2) The range of 64-bit floating decimal point type real numbers that can be designated at \$\\$+3,\$\\$+2,\$\\$+1 or \$\\$ is from -32768 to 32767.
- (3) Stores integer values stored at (1) as BIN 16-bit values.
- (4) The converted data is the value rounded 64-bit floating-point real number to the first digit after the decimal point.

DINTD

(1) Converts 64-bit floating decimal point type real number designated by S to BIN 32-bit data, and stores the result at the device number designated by (D.



- (2) The range of 64-bit floating decimal point type real numbers that can be designated at (\$\\$+3,\\$\\$+2,\\$\\$+1 or (\$\\$) is from -2147483648 to 2147483647.
- (3) The integer value stored at ①+1 and ① is stored as BIN 32 bits.
- (4) The converted data is the value rounded 64-bit floating-point real number to the first digit after the decimal point.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{\text{-}1022} \leqq \text{Specified device value} < 2^{\text{1024}}$ The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$.		_		_	0	0
4100	The 64-bit floating point data specified by ® when the INTD instruction is used is outside the -32768 to 32767 range.	_		_	_	0	0
4100	The 64-bit floating point data specified by when the DINTD instruction is used is outside the -2147483648 to 2147483647 range.		_	_	_	0	0


Program Example

(1) The following program converts the 64-bit floating decimal point type real number at D20 to D23 with BIN 16-bit data, and stores the result at D0.



D0

[Operation]




(2) The following program converts the 64-bit floating decimal point type real number at D20 to D23 with BIN 32-bit data and stores the result at D0 and D1.



DBL, DBLP

[Operation]



6.3.7 DBL, DBLP



DBLP

(S)

(D)

- © : BIN 16-bit data or head number of the devices where the BIN 16-bit data is stored (BIN 16 bits)
- ① : Head number of the devices where the converted BIN 32-bit data will be stored (BIN 32 bits)

Setting	Internal Devices		R, ZR	J	NED	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:1(G:)	2.11	K, H	Other
S				0				0	_
(D)				0					

Function

Converts BIN 16-bit data at device designated by (§) to BIN 32-bit data with sign, and stores the result at a device designated by (D).




Operation Error

(1) There is no operation error in the DBL(P) instruction.


Program Example

(1) The following program converts the BIN 16-bit data stored at D100 to BIN 32-bit data when X20 is ON, and stores at R100 and R101.



6.3.8 WORD, WORDP





- S : BIN 32-bit data or head number of the devices where the BIN 32-bit data is stored (BIN 32 bits)
- : Head number of the devices where the converted BIN 16-bit data will be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NO.	U () (G	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:1(O:)		K, H	Other
S				0				0	_
(D)			•	0					_

Function

Converts BIN 32-bit data at device designated by © to BIN 16-bit data with sign, and stores the result at a device designated by ©.

Devices can be designated in the range from -32768 to 32767.




Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified by ⑤+1 and ⑤ are outside the range of -32768 to 32767.	0	0	0	0	0	0


Program Example

(1) The following program converts the BIN 32-bit data at R100 and R101 to BIN 16-bit data when X20 is ON, and stores it at D100.



6.3.9 GRY, GRYP, DGRY, DGRYP






- © : BIN data or head number of the devices where the BIN data is stored (BIN 16/32 bits)
- (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J	\	U []\G[]	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O 10	2	K, H	Other
S				0				0	_
(D)				0					_

Function


GRY

Converts BIN 16-bit data at the device designated by (s) to Gray code, and stores result at device designated by (b).



DGRY

Converts BIN 32-bit data at the device designated by (§) to Gray code, and stores result at device designated by (D).




Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data at [®] is a negative value.	0	0	0	0	0	0

Program Example

(1) The following program converts the BIN data at D100 to Gray code when X10 is ON, and stores result at D200.




(2) The following program converts the BIN data at D10 and D11 to Gray code when X1C is ON, and stores it at D100 and D101.



6.3.10 **GBIN, GBINP, DGBIN, DGBINP**






- : Gray code data or head number of the devices where the Gray code data is stored (BIN 16/32 bits)
- : Head number of the devices where the converted BIN data will be stored (BIN 16/32 bits) (D)

Setting	Internal	Devices	R, ZR	JOAO		U_\G_	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	U,\U	ZII	K, H	Otilei
S				0				0	
(D)				0					

Function


GBIN

Converts Gray code data at device designated by (§) to BIN 16-bit data and stores at device designated by (©).



DGBIN

Converts Gray code data at device designated by (s) to BIN 32-bit data and stores at device designated by (p).



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data of (§) is other than 0 to 32767 when the GBIN instruction is executed.	0	0	0	0	0	0
4100	The data of § is other than 0 to 2147483647 when the DGBIN instruction is executed.	0	0	0	0	0	0

Program Example


(1) The following program converts the Gray code data at D100 when X10 is ON to BIN data, and stores the result at D200.

(2) The following program converts the Gray code data at D10 and D11 to BIN data when X1C is ON, and stores the result at D0 and D1.



6.3.11 NEG, NEGP, DNEG, DNEGP






Setting	Internal	Devices	R, ZR	J	NED	U []\G[]	Zn	Constants	Other
Data	Bit	Word	14, =14	Bit	Word	O 10		Conotanto	Other
(D)				0				_	_

Function

NEG


(1) Reverses the sign of the 16-bit device designated by (a) and stores at the device designated by (b).



(2) Used when reversing positive and negative signs.

DNEG

(1) Reverses the sign of the 32-bit device designated by (D) and stores at the device designated by (D).



(2) Used when reversing positive and negative signs.


Operation Error

(1) There is no operation error in the NEG(P) or DNEG(P) instruction.

Program Example

(1) The following program calculates a total for the data at D10 through D20 when XA goes ON, and seeks an absolute value if the result is negative.

[Ladder Mode]




[List Mode]

Step	Instruction		Device
0 1 4 5 6 9 10	LD AND< OUT LD -P AND NEGP END	X0A D10 M3 X0A D20 M3 D10	D20 D10



6.3.12 ENEG, ENEGP

 Basic model QCPU: The serial number (first five digits) is "04122" or later.



(D) : Head number of the devices where the 32-bit floating decimal point data whose sign is to be reversed is stored (real number)

Setting	Internal	Devices	R. ZR	J__		U::\G::	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U::\G::		Constants	Othici
(D)	_)		- 0		○ ^{*1}	_	

^{*1:} Available only in multiple Universal model QCPU and LCPU

Function

- (1) Reverses the sign of the 32-bit floating decimal point type real number data designated by ①, and stores at the device designated by ②.
- (2) Used when reversing positive and negative signs.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The specified device value is not within the following range:						
4140	$0,2^{-126} \le $ Specified device value < 2^{128} The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$.	_	_	_	_	0	0


Program Example

(1) The following program inverts the sign of the 32-bit floating decimal point type real number data at D100 and D101 when X20 goes ON, and stores result at D100 and D101.



6.3.13 EDNEG, EDNEGP





Setting	Internal Devices		R, ZR	J@\@		U::\G::	Zn	Constants	Other
Data	Bit	Word	IX, LIX	Bit	Word	U:;\G:;		Constants	O tallo!
(D)									

Function

- (1) Reverses the sign of the 64-bit floating decimal point type real number data designated by ①, and stores at the device designated by ②.
- (2) Used when reversing positive and negative signs.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The specified device value is not within the following range:						
4140	$0, 2^{-1022} \le $ Specified device value $ < 2^{1024}$ The specified device value is 0 .		_	_	_	0	0


Program Example

(1) The following program inverts the sign of the 64-bit floating decimal point type real number data at D0 to D3 when X20 goes ON, and stores result at D0 to D3.



6.3.14 BKBCD, BKBCDP






- © : Head number of the devices where BIN data is stored (BIN 16 bits)
- ① : Head number of the devices where the converted BCD data will be stored (BCD 4 digits)
- n : Number of variable data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J:::	UO/GO		Zn	Constants	Other
Data	Bit	Word		Bit	Word	O 1 O 1		K, H	Other
S					_				
(D))	_					
n	0)	0				_	

Function

(1) Converts BIN data (0 to 9999) n points from device designated by (s) to BCD, and stores result following the device designated by (D).




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The nth data from the device specified by (§) is outside the 0 to 9999 range.	0	0	0	0	0	0
4101	The points specified in n exceed those of the corresponding device specified in § or ⑤. The same device is specified in § and ⑥.	0	0	0	0	0	0

Program Example


(1) The following program converts, when X20 is turned ON, the BIN data stored at D100 to D102 to BCD and stores the operation result into the area starting from D200.



[Operation]



6.3.15 BKBIN, BKBINP




- (BCD 4 digits)
- $_{\textcircled{\scriptsize D}}$ $\,$: Head number of the devices where the converted BIN data will be stored (BIN 16 bits)
- n : Number of variable data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR JÜNÜ UÜ		U::\G::	Zn	Constants	Other	
Data	Bit	Word	IX, L IX	Bit	Word	0:10:5		K, H	Other
S	-					_			_
(D)	-					_			_
n	0					0			_

Function

(1) Converts BCD data (0 to 9999) n points from device designated by (s) to BIN, and stores result following the device designated by (D).



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The nth data from the device specified by (s) is outside the 0 to 9999 range.	0	0	0	0	0	0
4101	The points specified in n exceed those of the corresponding device specified in § or ⑤. The same device is specified in § and ⑥.	0	0	0	0	0	0

Program Example

(1) The following program converts, when X20 is turned ON, the BCD data stored at D100 to D102 to BIN and stores the operation result into the area starting from D200.




[Operation]



6.3.16 ECON, ECONP






- (S) : Conversion source data, or head number of the device where conversion source data is stored (Real number (single precision))
- : Head number of the device where the converted data is stored (Real number (double precision))

Setting	Internal	Devices	R, ZR	J	NO	U_\G_	Zn Const	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	U1.G	211	E	Other
S	_			1		0			
(D)	_						_	_	

Function

Converts 32-bit floating-point real number specified for s into 64-bit floating-point real number, and stores the conversion result to the device specified for p.



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}126} \leqq \text{Specified device value} < 2^{128}$ The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$.	_	1	_		0	0


Program Example

(1) The program which converts 32-bit floating-point real number of the devices, D10 to D11, into 64-bit floating-point real number when X0 turns ON, and outputs the conversion result to the devices, D0 to D3.



6.3.17 EDCON, EDCONP






- S : Conversion source data, or head number of the device where conversion source data is stored (Real number (double precision))
- (Real number of the device where the converted data is stored (Real number (single precision))

Setting	Internal	Devices	R, ZR	J 🗀 🗀		U_\G_	Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	0:;10:	-	E	Other	
S	_		Ó		1		_	0		
(D)	_)			0				

Function

Converts 64-bit floating-point real number specified for (s) into 32-bit floating-point real number, and stores the conversion result to the device specified for (D).



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0.2^{\text{-}1022} \leqq \text{ Specified device value } < 2^{\text{1}024}$ The specified device value is 0.	_	1	1		0	0
4141	The conversion result exceeds the following range (when an overflow occurs): $2^{128} \! \leqq \mid \text{Conversion result} \mid$	_	1	1	_	0	0

Program Example

(1) The program which converts 64-bit floating-point real number of the devices, D10 to D13, into 32-bit floating-point real number when X0 turns ON, and outputs the conversion result to the devices, D0 to D1.

[Ladder Mode]






6.4 Data Transfer Instructions

6.4.1 MOV, MOVP, DMOV, DMOVP






- S : Data to be transferred or the number of the device where the data to be transferred is stored (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J∷∖∷		J J ∪ \G Zn		HEB/GEB	7n	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O 1 O 5	2.11	K, H	Other		
S				0				0	_		
(D)				0					_		

Function


MOV

(1) Transfers the 16-bit data from the device designated by (s) to the device designated by (D).



DMOV

(1) Transfers 32-bit data at the device designated by (S) to the device designated by (D).



Operation Error


(1) There is no operation error in the MOV(P) or DMOV(P) instruction.

Program Example


(1) The following program stores input data from X0 to XB at D8.




(2) The following program stores the constant K155 at D8 when X8 goes ON.



(3) The following program stores the data from D0 and D1 at D7 and D8.




(4) The following program stores the data from X0 to X1F at D0 and D1.



6.4.2 EMOV, EMOVP



 Basic model QCPU: The serial number (first five digits) is "04122" or later.




- © : Data to be transferred or number of the device to which the data to be transferred is stored (real number)
- $\textcircled{\scriptsize 0}$ $\ \$: The number of the device to which the transferred data will be stored (real number)

Setting	Internal	Devices	R, ZR	J__		U \G	7n	Zn Constants	
Data	Bit	Word	11, 2 11	Bit	Word	O:1(G:)		E	Other
S	_			_		0	○ ^{*1}	0	
(D)						0	O*1		

*1: Available only in multiple Universal model QCPU, LCPU

Function

Transfers 32-bit floating decimal point type real number data being stored at the device designated by (§) to a device designated by (D).




Operation Error


(1) There is no operation error in the EMOV(P) instruction.

Program Example

(1) The following program stores the real numbers at D10 and D11 at D0 and D1.




(2) The following program stores the real number -1.23 at D10 and D11 when X8 is ON.



6.4.3 EDMOV, EDMOVP






- © : Data to be transferred or number of the device to which the data to be transferred is stored (real number)
- (real number) : The number of the device to which the transferred data will be stored (real number)

Setting	Internal	Devices	R, ZR	J()\(()		U_\G_	Ha/ca	U∷\G∷ Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0:10:5		E	Outer	
S	_					_		0	_	
(D)						_				

Function

Transfers 64-bit floating decimal point type real number data being stored at the device designated by (s) to a device designated by (p).




Operation Error


(1) There is no operation error in the EDMOV(P) instruction.

Program Example

(1) The following program stores the 64-bit floating decimal point type real number at D10 to D13 at D0 to D3.




(2) The following program stores the real number -1.23 at D10 to D13 when X8 is ON.



6.4.4 \$MOV, \$MOVP






- (s) : Character string to be transferred (maximum string length: 32 characters) or head number of the devices where the character string to be transferred is stored (character string)
- $\textcircled{\scriptsize 0} \qquad \text{: Head number of the devices where the transferred character string will be stored (character string)} \\$

Setting	Internal	Devices	R, ZR	J@\@		J∷∖∷		JO/O		J∷∖∷		J@\@		J@\@		JENE		umkem	U_\G	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:1(O:)	2	\$	Other													
S	_							0														
(D))					_														

Function

(1) Transfers the character string data designated by s to the devices from the device designated by s and onward. The character string data enclosed in " (double quotes) or devices from the number specified by s to the device number storing "00_H" are transferred all at once.




259


\$MOV, \$MOVP

(2) Processing will be performed without error even in cases where the range for the devices storing the character data to be transferred (⑤ to ⑥+n) overlaps with the range of the devices which will store the character string data after it has been transferred (⑥ to ⑥+n).

The following occurs when the character string data that had been stored from D10 to D13 is transferred to D11 to D14:



(3) If the "00_H" code is being stored at lower bytes of ⑤+n, "00_H" will be stored at both the higher bytes and the lower bytes of ⑥+n.




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	There is no "00 _H " code stored in the devices between the device number specified by § and the corresponding device number. The entire character string cannot be stored in the points between the device number specified by § and the last device number of the corresponding device. The character string of § exceeds 16383 characters.	0	0	0	0	0	0

Program Example


(1) The character string data stored in D10 to D12 is transferred to D20 to D22 when X0 goes ON.



b15---- b8 b7 ---- b0
D10 4DH (M) | 2AH (*)
D11 45H (E) | 45H (E) | D21 45H (E) | 45H (E)


D12 00H D22 00H

(2) When X0 is turned ON, the character string "ABCD" is transferred to D20 and D21.



6.4.5 CML, CMLP, DCML, DCMLP






- © : Data to be reversed or the number of the device where data to be reversed is stored (BIN 16/32 bits)
- (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	JONO JONO		U () \G ()	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	J,\G		K, H	Other
S				0				0	_
(D)				0					

Function


CML

(1) Inverts 16-bit data designated by (S) bit by bit, and transfers the result to the device designated by (D).



DCML

(1) Inverts 32-bit data designated by (S) bit by bit, and transfers the result to the device designated by (D).



Operation Error


(1) There is no operation error in the CML(P) or DCML(P) instruction.

Program Example


(1) The following program inverts the data from X0 to X7, and transfers result to D0.

[Ladder Mode] [List Mode] $\begin{bmatrix} \text{SM402} \\ 0 \\ \end{bmatrix} & \begin{bmatrix} \text{SM402} \\ \end{bmatrix} & \begin{bmatrix} \text{CML} & \text{K2X0} & \text{D0} \end{bmatrix} \end{bmatrix} & \begin{bmatrix} \text{Step} \\ 0 \\ \end{bmatrix} & \begin{bmatrix} \text{Instruction} \\ \end{bmatrix} & \begin{bmatrix} \text{Device} \\ \text{K2X0} \end{bmatrix} & \begin{bmatrix} \text{SM402} \\ \text{K2X0} \end{bmatrix} & \begin{bmatrix} \text{Dot ML} \\ \text{END} \end{bmatrix} & \begin{bmatrix} \text{SM402} \\ \text{END} \end{bmatrix} & \begin{bmatrix} \text{SM402} \\ \text{END} \end{bmatrix} & \begin{bmatrix} \text{SM402} \\ \text{K2X0} \end{bmatrix} & \begin{bmatrix} \text{Matherization} \\ \text{Matherization} \end{bmatrix} & \begin{bmatrix} \text{SM402} \\ \text{K2X0} \end{bmatrix} & \begin{bmatrix} \text{Matherization} \\ \text{Matherization} \end{bmatrix} & \begin{bmatrix} \text{SM402} \\ \text{Matherization} \end{bmatrix} & \begin{bmatrix} \text{Matherization} \\ \text{Matherization} \end{bmatrix} & \begin{bmatrix} \text{Matherization} \\ \text{Matherization} \end{bmatrix} & \begin{bmatrix} \text{SM402} \\ \text{Matherization} \end{bmatrix} & \begin{bmatrix} \text{Matherization} \\ \text{$


(2) The following program inverts the data at M16 to M23, and transfers the result to Y40 to Y47.




If "Number of bits of S < Number of bits of D"



(3) The following program inverts the data at D0 when X3 is ON, and stores the result at D16.




(4) The following program inverts the data at X0 to X1F, and transfers results to D0 and D1.



[Operation]


If "Number of bits of (S)< Number of bits of (D)"

(5) The following program inverts the data at M16 to M35, and transfers it to Y40 to Y63.




[Operation]


If "Number of bits of S < Number of bits of D"



(6) Inverts the data at D0 and D1 when X3 is ON, and stores the result at D16 and D17.




[Operation]



6.4.6 BMOV, BMOVP






- (BIN 16 bits)
- n : Number of transfers (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J.	ONEO	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	K, ZK	Bit	Word	0,10	2	K, H	Other
S	0						_	•	_
(D)	0						_	•	_
n				0			0		

Function

(1) Transfers in batch 16-bit data of n points from the device designated by (s) to location n points from the device designated by (D).



(2) Transfers can be accomplished even in cases where there is an overlap between the source and destination device.

In the case of transmission to the smaller device number, transmission is from \$; for transmission to the larger device number, transmission is from \$ + (n-1).

However, as shown in the example below, when transferring data from R to ZR, or from ZR to R, the range to be transferred (source) and the range of destination must not overlap.

Transfer from R to R, or from ZR to ZR can be performed without any problem.


- ZR transfer range ((specified head No. of ZR) to (specified head No. of ZR + the number of transfers -1))
- R transfer range ((specified head No. of R + file register block No. ×32768) to (specified head No. of R + file register block No. ×32768 + the number of transfers -1))

Example

Transfer ranges of ZR and R overlap when transferring 10000 blocks of data from ZR30000 (source) to R10 (block No.1 of the destination).


- ZR transfer range \rightarrow (30000) to (30000+10000-1) \rightarrow (30000) to (39999)
- R transfer range \rightarrow (10+(1×32768)) to (10+(1×32768)+10000-1) \rightarrow (32778) to (42777)

Therefore, the range 32778 to 39999 overlaps and the data is not correctly transferred.



(3) When \circ is a word device and \circ is a bit device, the object for the word device will be the number of bits designated by the bit device digit designation.

If K1Y30 has been designated by (a), the lower four bits of the word device designated by (a) will become the object.



- (4) If bit device has been designated for (s) and (D), then (s) and (D) should always have the same number of digits.
- (5) When using a link direct device and an intelligent function module device for (s) and (D), only either of (s) or (D) can be used.

(6) Selection whether to check a device range

Whether to check a device range during execution of the BMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established).

While SM237 is ON, whether (s) to (s) + (n) -1 and (D) to (D) + (n) -1 are within the device range or not are not checked.

Caution

While SM237 is on, do not make the following access.

- · The indexing target exceeds the device range.
- The value obtained from "D to D + (n) 1" is over the boundaries of the device ranges.*1
- · Accessing the file register with file register not set.
- · Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).
 - *1: Refer to the DFMOV instruction.



SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or later and LCPU.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


	Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	1101	The points specified in n exceed those of the corresponding device))))
-	+101	specified in (§) or (©).	0	0	0	0	0	0


Program Example

(1) The following program outputs the lower 4 bits of data at D66 to D69 to Y30 to Y3F in 4-point units.




[Operation]






(2) The following program outputs the data at X20 to X2F to D100 to D103 in 4-point units.



6.4.7 FMOV, FMOVP



Basic

Process


LCPU

- (S) : Data to be transferred or the head number of the devices where the data to be transferred is stored (BIN 16 bits)
- (BIN 16 bits)
- n : Number of transfers (BIN 16 bits)

Setting	Internal	Devices	R 7R	R, ZR J U \\ U \\ G \(\)		Zn	Constants	Other	
Data	Bit	Word	K, ZK	Bit	Word	U; \U;	2	K, H	Other
S	0						0	_	
(D)	0						_	_	
n					0				_

Function

(1) Transfers 16-bit data at the device designated by (S) to n points of devices starting from the one designated by (D).



(2) In cases where (s) designates a word device and (D) a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device (s).

If K1Y30 has been designated by (a), the lower 4 bits of the word device designated by (a) will become the object.



(3) If bit device has been designated for (s) and (D), then (s) and (D) should always have the same number of digits.

(4) Selection whether to check a device range

Whether to check a device range during execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established).

While SM237 is ON, whether (1) to (1) + (n) - 1 is within the device range or not is not checked.

For details of SM237, refer to the User's Manual (Hardware design, Maintenance andInspection) for the CPU module used.

Caution

While SM237 is on, do not make the following access.

- · The indexing target exceeds the device range.
- The value obtained from "D to D + (n) 1" is over the boundaries of the device ranges.*1
- · Accessing the file register with file register not set.
- · Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).
- *1: Refer to the DFMOV instruction.



SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or later and LCPU.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Erro	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
410	The points specified in n exceed those of the corresponding device))	
410	specified in (§) or (D).	0	0		0	0	

Program Example


(1) The following program outputs the lower 4 bits of D0 when XA goes ON to Y10 to Y23 in 4-bit units.

[List Mode]






[Operation]



(2) The following program outputs the data at X20 through X23 to D100 through D103 when XA goes ON.


[Ladder Mode]

[List Mode]



DFMOV, DFMOVP

[Operation]



6.4.8 DFMOV, DFMOVP



digits) is "10102" or later.

DFMOV S D n

Command


DFMOVP S D n

- S : Data to be transferred or head number of the devices where the data to be transferred are stored (BIN 32 bits)
- (BIN 32 bits)
- n : Number of transfers (BIN 16 bits)

Setting	Internal	Devices	R 7R	R, ZR		U []\G[]	Zn	Constants	Other
Data	Bit	Word	N, ZN	Bit	Word	U:\U:		K, H	Outer
S	0						C	_	
(D)	0						_	_	
n					0			ı	_


Function

(1) This instruction transfers 32-bit data of the device specified by (s) to the n-point devices starting from the device specified by (D).



(2) If s specifies data of a device with digit specification, the amount of data to be transferred will be the amount of the data specified digit.


If K5Y0 is specified by (§), the lower 20 bits (five digits) of the word device specified by (§) will be the object.



(3) If \bigcirc specifies data of a device with digit specification, the amount of data stored in the device specified by \bigcirc will be transferred.

If K5Y0 is specified by ①, the lower 20 bits of the word device specified by ③ will be the object.

If both © and © specify data of a device with digit specification, the amount of data specified by © will be transferred regardless of the number of digits.



- (4) If the value specified by n is 0, the instruction will be not processed.
- (5) Whether to check a device range during the execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237). (Only when the conditions of the subset processing are established)

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified for n is negative.			_		0	0
4101	Data points to be transferred (n) exceed the points of the device specified in D.	_	_	_	_	0	0


Program Example

(1) The following program stores the value data stored at Y0 to Y13(20 bits) into D10 to D17,when M0 is turned on, [Ladder Mode] [List Mode]




XCH, XCHP, DXCH, DXCHP

[Operation]



6.4.9 XCH, XCHP, DXCH, DXCHP



Process Redundant Universal LCPU




(BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J J		U[]\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U:;\\G:;	- ."	Constants	Other
(D)				0				_	
©2				0				-	

Function


XCH

(1) Conducts 16-bit data exchange between (1) and (2).



DXCH

(1) Conducts 32-bit data exchange between (1)+1, (1) and (2)+1, (2).



Operation Error

(1) There is no error in the XCH (P) or DXCH (P) instruction.

Program Example

(1) The following program exchanges the present value of T0 with the contents of D0 when X8 goes ON.

[Ladder Mode]


[List Mode]



(2) The following program exchanges the contents of D0 with the data from M16 to M31 when X10 goes ON.

[Ladder Mode]

[List Mode]



(3) The following program exchanges the contents of D0 and D1 with the data at M16 to M47 when X10 goes ON.

[Ladder Mode]


[List Mode]



(4) The following program exchanges the contents of D0 and D1 with those of D9 and D10 when M0 goes ON.

[Ladder Mode]

[List Mode]



6.4.10 вхсн, вхснр






- (BIN 16 bits)
- n : Number of exchanges (BIN 16 bits)

Setting	Internal	Devices	R, ZR	, JONO		U[]\G[]	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	U;;\G;;	211	K, H	Other
© 1)			_			_
(D2)	_								_
n	0)			0			

Function

(1) Exchanges 16-bit data of n points from device designated by (1) and 16-bit data of n points from device designated by (2).




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The points specified in n exceed those of the corresponding device						
4101	specified in 🛈 or 🕸.	0	0	\circ	0	\circ	\circ
	The and devices overlap.						


Program Example

(1) The following program exchanges 16-bit data for 3 points from D200 for 16-bit data for 3 points from R0 when X1C goes ON.



6.4.11 SWAP, SWAPP






: Head number of the devices where the data is stored (BIN 16 bits)

Setting	Internal	Internal Devices		R, ZR JONO		U_\G_	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit Word		O:1(O:)		Constants	Other
0				0				_	_

Function

(1) Exchanges the higher and lower 8 bits of the device designated by ①.




Operation Error


(1) There is no operation error in the SWAP(P) instruction.

Program Example


(1) The following program exchanges the higher 8 bits and lower 8 bits of R10 when X10 goes ON.

[List Mode]





[Operation]



6.5 Program Branch Instructions

6.5.1 CJ, SCJ, JMP






P** : Pointer number of jump destination (Device name)

Setting	Internal	Devices	R. ZR	J:::	NED	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 2 11	Bit	Word			Constants	Other
Р					_				0

Function


CJ

- (1) Executes the program specified by the pointer number <u>within the same program</u> file, when the execution command is ON.
- (2) When the execution command is OFF, the program at the next step is executed.



SCJ

- (1) Executes the program specified by the pointer number <u>within the same program</u> file starting with the scan immediately after OFF→ON of the execution command.
- (2) When the execution command is OFF or turned ON→OFF, the program at the next step is executed.



Y43 and Y49 remain unchanged regardless


JMP

(1) Unconditionally executes program of designated pointer number within the same program file.




Note the following points when using the jump instruction.


- 1. After the timer coil has gone ON, accurate measurements cannot be made if there is an attempt to jump the timer of a coil that has been turned ON using the CJ, SCJ or JMP instructions.
- 2. Scan time is shortened if the CJ, SCJ or JMP instruction is used to force a jump to the OUT instruction.
- 3. Scan time is shortened if the CJ, SCJ or JMP instruction is used to force a jump to the rear.
- 4. The CJ, SCJ, and JMP instructions can be used to jump to a step prior to the step currently being executed. However, it is necessary to consider methods to get out of the loop so that the watchdog timer does not time out in the process.



5. The device to which a jump has been made with the CJ, SCJ or JMP does not change.



6. The label (P*) occupies step 1



- 7. The jump instructions can be used only for pointer numbers within the same program file.
- 8. If a jump is made to a pointer number inside the skip range during a skip operation, program execution will be taken up following the pointer number of the jump destination.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The specified pointer number is not set before the END instruction. A						
4210	pointer number which is not in use as a label in the same program has	0	0	0	0	\circ	0
	been specified. A common pointer in another program is specified.						

Program Example


(1) The following program jumps to P3 when X9 goes ON.



(2) The following program jumps to P3 from the next scan after XC goes ON.








Caution

(1) When using the Universal model QCPU and LCPU with the SCJ instruction, inserting "AND SM400" (or the NOP instruction) in immediately before the SCJ instruction is required.

[Program example 1]




[List Mode]

Step	Instruction	Device
0 1 2	LD AND SCJ	M0 SM400 P0
	>	

[Program example 2]

[Ladder Mode]




[List Mode]

}	Step	Instructio	n	Device
	0	LD OUT		M0 Y0
}	2	AND		SM400
	3	SCJ		P0
			(

6.5.2 GOEND





Function

(1) Jumps to the FEND or END instruction in the same program file.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	After the FOR instruction was executed, the GOEND instruction was executed prior to the NEXT instruction.	0	0	0	0	0	0
4211	After the CALL, ECALL instruction was executed, the GOEND instruction was executed prior to the the RET instruction.	0	0	0	0	0	0
4221	During an interrupt program, the GOEND instruction was executed prior to the IRET instruction.	0	0	0	0	0	0
4230	The GOEND instruction was executed during the CHKCIR to CHKEND instruction execution.	0	0	0	0	0	0
4231	The GOEND instruction was executed during the IX to IXEND instruction execution.	0	0	0	0	0	0

Program Example

 $(1) \quad \text{The following program jumps to the END instruction if D0 holds a negative number.}$







6.6 Program Execution Control Instructions

6.6.1 DI, EI, IMASK



1 When the Basic model QCPU is used



S : Interrupt mask data or head number of the devices where the interrupt mask data is stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J@\@		U []\G[]	Zn	Constants	Other
Data	Bit	Word	14, =14	Bit	Word	O (O)		Conotanto	Guioi
S	_						_		

Function


DI

- (1) Disables the execution of an interrupt program until the EI instruction has been executed, even if a start cause for the interrupt program occurs.
- (2) A DI state is entered when power is turned ON or when the CPU module is reset.

ΕI

The EI instruction is used to clear the interrupt disable state resulting from the execution of the DI instruction, and to create a state in which the interrupt program designated by the interrupt pointer number certified by the IMASK instruction can be executed.

When the IMASK instruction is not executed, I32 to I47 are disabled.



Even if a cause of interrupt occurs during the execution of the sequence program between the DI and EI instructions, execution of the interrupt program is suspended until the processing of the sequence program is completed.

IMASK

- (1) Enables/disables the execution of the interrupt program marked by the designated interrupt pointer by using the bit pattern of 8 points from the device designated by (s).
 - 1(ON)......Interrupt program execution enabled
 - 0(OFF).....Interrupt program execution disabled
- (2) The interrupt pointer numbers corresponding to the individual bits are as shown below:

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
S	115	114	113	112	111	I10	19	18	17	16	15	14	13	12	11	10
(S) + 1	131	130	129	128	127	126	125	124	123	122	121	120	l19	I18	117	I16
S+2	147	146	145	144	143	142	141	140	139	138	137	136	135	134	133	132
													- 1	-	-	
(S) + 3	163	162	161	160	159	158	157	156	155	154	153	152	151	150	149	148
(S)+4	179	178	177	176	175	174	173	172	171	170	169	168	167	166	165	164
_																
(S)+5	195	194	193	192	191	190	189	188	187	186	185	184	183	182	I81	180
_	_															
S)+6	1111	1110	1109	1108	1107	1106	1105	I104	1103	1102	I101	1100	199	198	197	196
	=															
S + 7	1127	1126	1125	1124	1123	1122	I121	1120	1119	1118	l117	1116	1115	1114	1113	1112
	$\overline{}$															

- (3) When the power is turned ON or when the CPU module has been reset, the execution of interrupt programs I0 to I31,I48 to I127 is enabled, and the execution of interrupt programs I32 to I47 is disabled.
- (4) The statuses of devices (\$\sigma\$, (\$\sigma\$+1, (\$\sigma\$+2, and (\$\sigma\$+3 to (\$\sigma\$)+7 are stored in SD715 to SD717 and SD781 to SD785 (storage area for the IMASK instruction mask pattern).
- (5) Although the special registers are separated as SD715 to SD717 and SD781 to SD785, device numbers should be designated as (§) to (§)+7 successively.



1. An interrupt pointer occupies 1 step.


- 2. For the information on interrupt conditions, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
- 3. The DI state (interrupt disabled) is active during the execution of an interrupt program. Do not insert the EI instructions in interrupt programs to attempt the execution of multiple interrupts, with interrupt programs running inside interrupt programs.
- 4. If there are the EI and DI instructions within a master control, these instructions will be executed regardless of the execution/non-execution status of the MC instruction.

Operation Error


(1) There is no operation error in the DI, EI, or IMASK instruction.

Program Example

(1) The following program is designed to enable the execution of only the interrupt programs having the interrupt pointer numbers I1 and I3 while X0 is ON.



2 When the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU or LCPU is used



S : Head number of the devices where the interrupt mask data is stored (BIN 16 bits)

Setting	Setting Internal Devices R, ZR J U \(\)		unken	Zn	Constants	Other			
Data	Bit	Word	11, 211	Bit	Word	O (O)		Constants	Other
S	_								

Function


DI

- (1) Disables the execution of an interrupt program until the EI instruction has been executed, even if a start cause for the interrupt program occurs.
- (2) A DI state is entered when power is turned ON or when the CPU module is reset.

ΕI

The EI instruction is used to clear the interrupt disable state resulting from the execution of the DI instruction, and to create a state in which the interrupt program designated by the interrupt pointer number enabled by the IMASK instruction and the fixed cycle execution type program can be executed.

When the IMASK instruction is not executed, I32 to I47 are disabled.



IMASK


- (1) Enables/disables the execution of the interrupt program marked by the designated interrupt pointer by using the bit pattern of 16 points from the device designated by (§).
 - 1(ON)......Interrupt program execution enabled
 - 0(OFF).....Interrupt program execution disabled
- (2) The interrupt pointer numbers corresponding to the individual bits are as shown below:

_	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
S	115	114	113	l12	111	I10	19	18	17	16	15	14	13	12	I1	10
S+1	I31	130	129	128	127	126	125	124	123	122	l21	120	119	l18	117	I16
S+2	147	I46	145	144	143	142	I41	140	139	138	137	136	135	134	133	132
S+3	163	162	l61	160	159	158	157	156	155	154	153	152	I51	150	149	I48
S+4	179	178	177	176	175	174	173	172	171	170	169	168	167	166	165	164
S+ 5	195	194	193	192	191	190	189	188	187	186	185	184	183	182	181	180
S+6	l111	l110	1109	1108	1107	I106	I105	1104	1103	1102	1101	1100	199	198	197	196
S+7	1127	l126	1125	1124	1123	l122	l121	1120	1119	1118	1117	I116	l115	l114	1113	1112
S+8	1143	1142	1141	1140	1139	I138	l137	1136	l135	1134	1133	1132	l131	I130	l129	1128
S+9	1159	1158	1157	1156	1155	l154	I153	1152	1151	1150	1149	1148	1147	I146	1145	1144
S+10	1175	1174	1173	1172	1171	l170	I169	1168	1167	1166	1165	1164	1163	I162	1161	1160
S+11	1191	1190	1189	1188	1187	I186	I185	1184	1183	1182	1181	1180	1179	1178	1177	1176
S+12	1207	1206	1205	1204	1203	1202	I201	1200	1199	1198	1197	1196	1195	l194	1193	1192
S+13	1223	1222	1221	1220	1219	I218	I217	1216	1215	1214	1213	1212	I211	I210	1209	1208
S+14	1239	1238	1237	1236	1235	1234	1233	1232	1231	1230	1229	1228	1227	1226	1225	1224
S+15	1255	1254	1253	1252	1251	1250	1249	1248	1247	1246	1245	1244	1243	1242	1241	1240

- (3) When the power is turned on or the CPU module is reset, the interrupt programs are as follows.
 - (a) High Performance model QCPU, Process CPU, and Redundant CPU Execution of interrupt programs I0 to I31 and I48 to I255 is enabled, and execution of interrupt programs I32 to I47 is disabled.
 - (b) Universal model QCPU and LCPU Execution of interrupt programs I0 to I31 and I45 to I255 is enabled, and execution of interrupt programs I32 to I44 is disabled.
- (4) The status of devices (\$\sigma\$, (\$\sigma\$+1, (\$\sigma\$+2, and (\$\sigma\$+3 to (\$\sigma\$+15 are stored in SD715 to SD717 and SD781 to SD793 (storage area for the IMASK instruction mask pattern).
- (5) Although the special registers are separated as SD715 to SD717 and SD781 to SD793, device numbers should be designated as (\$\sigma\$) to (\$\sigma\$+15 successively.

Point &

1. An interrupt pointer occupies 1 step.



- 2. For the information on interrupt conditions, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
- 3. The DI state (interrupt disabled) is active during the execution of an interrupt program. Do not insert the EI instructions in interrupt programs to attempt the execution of multiple interrupts, with interrupt programs running inside interrupt programs.
- 4. If there are the EI and DI instructions within a master control, these instructions will be executed regardless of the execution/non-execution status of the MC instruction.

Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by (§) exceeds the range of the corresponding device.	_	_	-	_	0	0

Program Example

(1) The following program creates an execution enabled state for the interrupt program marked by the interrupt pointer number when X0 is ON.

[Ladder Mode]




[List Mode]

Step

le]			7
Instruction	D	evice	
LD CJ DI P10	X0 P10		
LD CJ LD MOVP FMOVP IMASK EI	X1 P20 X0 H0A K0 D10	D10 D11	K18
P20 LD OUT FEND 11	MO Y20		
LD MOVP IRET 13	M10 K10	D100	
LD +P IRET END	M11 D100	D200	

6.6.2 IRET





Function

- (1) Indicates the completion of interrupt program processing.
- (2) Returns to sequence program processing following the execution of the IRET instruction.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4220	There is no pointer corresponding to the interrupt number.	0	0	0	0	0	0
4221	After an interrupt occurred, the END, FEND, GOEND, or STOP instruction was executed prior to the IRET instruction.	0	0	0	0	0	0
4223	The IRET instruction was executed before the interrupt program is executed.	0	0	0	0	0	0
4223	The IRET instruction was executed during the fixed scan execution type program.				_	0	0

Program Example

(1) The following program adds 1 to D0 if M0 is ON when the number 3 interrupt is generated.




_	Instruction	De	vice
р			V100
	LD MOVP MOVP IMASK EI	SM400 H5 H0 H0 D10	D10 D11 D12
	LD OUT FEND	X0 Y0	
	I3 LD INC IRET END	MO DO	

6.7 I/O Refresh Instructions

6.7.1 RFS, RFSP






- S : Head number of the devices to be refreshed (bits)
- n : Number of refreshes (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J@\@		U_\G_	Zn	Constants	Other
Data	Bit	Word	i, Li	Bit	Word	O:71O:3	2	K, H	Canon
S	Only V V								
	(Only X, Y)								
n	0				0	•	•		_

Function

- (1) Refreshes only the device being scanned during a scan, and functions to fetch input from external sources or to output data to an output module.
- (2) Fetching of input from or sending output to an external source is conducted in batch only after the execution of the END instruction, so it is not possible to output a pulse signal to an outside source during the execution of a scan. When the I/O refresh instruction is executed, the inputs (X) or outputs (Y) of the corresponding device numbers are refreshed forcibly midway through program execution. Therefore, a pulse signal can be output to an external source during a scan.
- (3) Use direct access inputs (DX) or direct access outputs (DY) to refresh inputs (X) or outputs (Y) in 1-point units.

[Program based on the RFS instruction]



[Program based on direct access input and direct access output]

```
DX0
Direct access input

Direct access output
```


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the proximate I/O.	0	0	0	0	0	

Program Example

(1) The following program refreshes X100 to X11F and Y200 to Y23F when M0 goes ON.




6.8 Other Convenient Instructions6.8.1 UDCNT1

6.8 Other Convenient Instructions

6.8.1 UDCNT1





- (s) : (s) + 0: Input number for count input (bits)
 - (s) + 1: For setting count up/down (bits)
 - OFF: Count up (add numbers when counting)
 - ON: Count down (subtract numbers when counting)
- : Number of the counter to be enabled to start counting with the UDCNT1 instruction (Device name)
- n : Value to set (BIN 16 bits)


Setting	Internal	Devices	R, ZR	R ZR J		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O1.G		K, H	Other
S	○ (Only X)*1	_	_			_			_
(D)	_	△ (Only C)*2	_			_			_
n	△ *2	△ *2	△ *2			0			_

- *1: Only the X device can be used for §. However, the X device can be used only in the range of number of I/O points (the number of accessible points to actual I/O modules).
- *2: Local devices and the file registers set for individual programs cannot be used.

Function

- (1) When the input designated at (§) goes from OFF to ON, the present value of the counter designated at (D) will be updated.
- (2) The direction of the count is determined by the ON/OFF status of the input designated by §+1.
 - OFF: Count up (counts by adding to the present value)
 - · ON : Count down (counts by subtracting from the present value)
- (3) Count processing is conducted as described below:

 - When the count is going down, the counter for the contact designated at D goes OFF when the present value reaches the set value -1. (See Program Example (1))
 - The counter designated at (a) is a ring counter. If it is counting up when the present value is 32767, the present value will become -32768. Further, if it is counting down when the present value is -32768, the present value will become 32767. The count processing performed on the present value is as shown below:



- (4) The UDCNT1 instruction triggers counting when the execution command is turned OFF→ON and suspends counting when the execution command is turned ON→OFF.
 - When the execution command is turned OFF→ON again, the counting resumes from the suspended value.
- (5) The RST instruction clears the present value of the counter designated at (1) and turns the contact OFF.

Point P

1. With the UDCNT1 instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP—RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval
High Performance model QCPU, Process CPU,	1 ms
Universal model QCPU, LCPU	1 1115

- The set value cannot be changed during counting directed by the UDCNT1 instruction (while the execution command is ON). To change the set value, turn OFF the execution command.
- 3. Counters designated by the UDCNT1 instruction cannot be used by any other instruction. If they are used by other instructions, they will not be capable of returning an accurate count.
- 4. The UDCNT1 instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent UDCNT1 instructions are not processed.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by (s) exceeds the range of the corresponding device.		0		0	\circ	0


Program Example

(1) This program uses C0 (Up/Down counter) to count the number of times X0 goes from OFF to ON after X20 has gone ON.



6.8.2 UDCNT2





- s : s + 0: Input number for count input (A phase pulse) (bits)
 - (S) + 1: Input number for count input (B phase pulse) (bits)
- (Device name) : Number of the counter to be enabled to start counting with the UDCNT2 instruction (Device name)
- n : Value to set (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NED	U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:1(G:)		K, H	33 .
S	○ (Only X)*1					_			1
(D)	_	\triangle (Only C)*2				_			
n	△ *2	△*2	△*2			0			_

- *1: Only the X device can be used for


 . However, the X device can be used only in the range of number of I/O points (the number of accessible points to actual I/O modules).
- *2: Local devices and the file registers set for individual programs cannot be used.

Function

- (1) The present value of the counter designated by ① is updated depending on the status of the input designated by ③ (A phase pulse) and the status of the input designated by ③+1 (B phase pulse).
- (2) Direction of the count is determined in the following manner:
 - When (s) is ON, if (s)+1 goes from OFF to ON, count up operation is performed (values are added to the present value of the counter).
 - When (S) is ON, if (S)+1 goes from ON to OFF, count down operation is performed (values are subtracted from the present value of the counter).
- (3) Count processing is conducted as described below:

 - When the count is going down, the counter for the contact designated at ① goes OFF when the present value reaches the set value -1. (See Program Example (1))
 - The counter designated at

 i is a ring counter. If it is counting up when the present value is 32767, the present value will become -32768. Further, if it is counting down when the present value is -32768, the present value will become 32767. The count processing performed on the present value is as shown below:



- (4) Count processing conducted according to the UDCNT2 instruction begins when the count command goes from OFF to ON, and is suspended when it goes from ON to OFF.
 - When the execution command is turned OFF to ON again, the counting resumes from the suspended value.
- (5) The RST instruction clears the present value of the counter designated at ① and turns the contact OFF.

Point P

1. With the UDCNT2 instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP—RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval
High Performance model QCPU, Process CPU,	1 ms
Universal model QCPU, LCPU	1 1115

- The set value cannot be changed during counting directed by the UDCNT2 instruction (while the execution command is ON). To change the set value, turn OFF the execution command.
- 3. Counters designated by the UDCNT2 instruction cannot be used by any other instruction. If they are used by other instructions, they will not be capable of returning an accurate count.
- 4. The UDCNT2 instruction can be used as many as 5 times within all the programs being executed. The sixth and the subsequent UDCNT2 instructions are not processed.


Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by (s) exceeds the range of the corresponding device.		0		0	\circ	0

Program Example

(1) The following program performs a count operation as instructed by C0 (count up or down) on the status of X0 and X1 after X20 has gone ON.





6.8.3 TTMR





- - ① + 1: For CPU module system use (BIN 16 bit)
- n : Measurement value multiplier (BIN 16 bits)

Setting	Internal	Devices	R, ZR	JONE HONGO		U[]\G[]	Zn	Constants	Other
Data	Bit	Word	13, 213	Bit	Word	O,\O		K, H	Other
0	_	Ö							
n	_					0			_

Function

- (1) Measures the time while the execution command is ON in units of seconds, and stores the multiplied value of the measured time by the multiplier specified by n at the device designated by ①.
- (2) Clears the device designated by ⊕+0 or ⊕+1 when the execution command is turned OFF→ON.
- (3) The multipliers that can be designated by n are as shown below:

n	Multiplier				
0	1				
1	10				
2	100				

Point P


- 1. Time measurements are conducted when the TTMR instruction is executed. Using the JMP or similar instruction to jump the TTMR instruction will make it impossible to get an accurate measurement.
- 2. Do not change the multiplier designated by n while the TTMR instruction is being executed. Changing this multiplier will result in an inaccurate value being returned.
- 3. The TTMR instruction can also be used in low speed execution type programs.
- 4. The device designated by ①+1 is used by the system of the CPU module, so users should not change its value. If users do change this value, the value stored in the device designated by ① will no longer be accurate.
- (4) No processing is performed when the value specified by "n" is other than 0 to 2.

Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by ① exceeds the range of the corresponding device.		_	_		0	0

(1) The following program stores the amount of time that X0 is ON at D0.



6.8.4 STMR





- © : Timer number (word)
- n : Value to set (BIN 16 bits).
- (D) : (D) + 0: Off delay timer output (bits)
 - ① + 1: One shot timer output after OFF (bits)
 - ① + 2: One shot timer output after ON (bits)
 - ① + 3: ON delay and Off delay timer output (bits)

Setting	Internal	Devices	R, ZR	J:	NO	U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O 1 (G)	2	K, H	Other
S	_	△ *1	_	_					_
n	0	0	0		0				
(D)	0	-	-		_				

^{*1:} Can be used only by timer (T) data


Function

- (1) The STMR instruction uses the 4 points from the device designated by 0 to perform four types of timer output.
 - OFF delay timer output (D+0)
 - Goes ON at the leading edge of the command for the STMR instruction, and after the trailing edge of the command, goes OFF when the amount of time designated by n has passed.
 - One shot timer output after OFF (\bigcirc +1)
 - Goes ON at the trailing edge of the command for the STMR instruction, and goes OFF when the amount of time designated by n has passed.
 - One shot timer output after ON (D+2)
 - Goes ON at the leading edge of the command for the STMR instruction, and goes OFF either when the amount of time designated by n has passed, or when the command for the STMR instruction goes OFF.
 - ON delay timer output (D+3)
 - Goes ON at the trailing edge of the timer coil, and after the trailing edge of the command for the STMR instruction, goes OFF when the amount of time designated by n has passed.
- (2) The timer coil designated by (s) turns ON at the leading edge and trailing edge of the command for the STMR instruction, and starts measurement of the present value.
 - The timer coil measures to the point where the value reaches the set value designated by n, then enters a time up state and goes OFF.
 - If the command for the STMR instruction goes OFF before the timer coil reaches the time up state, it will remain ON.

 Timer measurement is continued at this time. When the STRM instruction command goes ON once again, the present value will be cleared to 0 and measurement will begin once again.

(3) The timer contact goes ON at the leading edge of the command for the STMR instruction, and after the trailing edge is reached, the timer coil goes OFF at the trailing edge of the STMR instruction command.

The timer contact is used by the CPU module system, and cannot be used by the user.



- (4) Measurement of the present value of the timer specified by the STMR instruction is executed regardless of the command ON/OFF status of the STMR instruction.
 - If the STMR instruction is jumped with the JMP or similar instruction, it will not be possible to get accurate measurement.
- (5) Measurement unit for the timer designated by ${\tiny \textcircled{D}}$ is identical to the low speed timer.
- (6) A value between 0 to 32767 can be set for n. No operation if n is other than 0 to 32767.
- (7) The timer designated by (§) cannot be used by the OUT instruction.


 If the STMR instruction and the OUT instruction use the same timer number, accurate operation will not be conducted.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by ① exceeds the range of the corresponding device.	_	-	_	_	0	0


(1) The following program turns Y0 and Y1 ON and OFF once each second (flicker) when X20 is ON. (Uses 100 ms timer)





6.8.5 ROTC





- S : S + 0: Measures the number of table rotations (for system use) (BIN 16 bits)
 - (S) + 1: Call station number (BIN 16 bits)
 - (S) + 2: Call item number (BIN 16 bits)
- n1 : Number of divisions of table (2 to 32767) (BIN 16 bits)
- n2 : Number of low-speed sections (value from 0 to less than n1) (BIN 16 bits)
 - ① : ① + 0: A phase input signal (bits)
 - ① + 1: B phase input signal (bits)
 - $\textcircled{\scriptsize D}$ + 2: 0 point detection input signal (bits)
 - ① + 3: High speed forward rotation output signal (for system use) (bits)
 - $\ \textcircled{\tiny 0}$ + 4: Low speed forward rotation output signal (for system use) (bits)
 - ① + 5: Stop output signal (for system use) (bits)
 - $\textcircled{\scriptsize 0}$ + 6: Low speed reverse rotation output signal (for system use) (bits)
 - ① + 7: High speed reverse rotation output signal (for system use) (bits)

Setting	Internal	Devices	R, ZR	J	NED	U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:10:	ZII	K, H	Other
S	_					_			_
n1	0					0			_
n2	0	0		0				_	
(D)	0	_	_		_				

Function

- (1) This control functions to enable shortest direction control of the rotary table to the position of the station number designated by ©+1 in order to remove or deposit an item whose number has been designated by ©+2 on a rotary table with equal divisions of the value designated by n1.
- (2) The item number and station number are controlled as items allocated by counterclockwise rotation.
- (3) The system uses (\$)+0 as a counter to instruct it as to what item is at which number counting from station number 0. Do not rewrite the sequence program data.
 - Accurate controls will not be possible in cases where users have rewritten the data.
- (4) The value of n2 should be less than the number of table divisions specified by n1.
- (5) ①+0 and ①+1 are A and B phase input signals that are used to detect whether the direction of the rotary table rotation is forward or reverse.

The direction of rotation is judged by whether the B phase pulse is at its leading or trailing edge when the A phase pulse is ON.

- When the B phase is at the leading edge: Forward rotation (clockwise rotation)
- When the B phase is at the trailing edge: Reverse rotation (counterclockwise rotation)
- (6) D+2 is the 0 point detection output signal that goes ON when item number 0 has arrived at the No. 0 station. When the device designated by D+2 goes ON while the ROTC instruction is being executed, S+0 is cleared. It is best to perform this clear operation first, then to begin shortest direction control with the ROTC instruction.
- (7) The data from ①+3 to ①+7 consists of output signals needed to control the table's operation.


 The output signal of one of the devices from ①+3 to ①+7 will go ON in response to the execution results of the ROTC instruction.
- (8) If the command for the ROTC instruction is OFF, clears all @+3 to @+7 without performing shortest direction control.
- (9) The ROTC instruction can be used only one time in all programs where it is executed. Attempts to use it more than one time will result in inaccurate operations.
- (10) No processing is performed when the value of (\$)+0 to (\$)+2, or the value of n2 is greater than n1.

Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


	rror ode	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4	101	The device specified by ⑤ or ⑥ exceeds the range of the corresponding device.	-	-	-		0	0

(1) The following program deposits the item at section D2 on a 10-division rotary table at the station at section D1, and the two sections ahead and behind this determine the rotation direction and control speed of the motor when the table is being rotated at low speed.



6.8.6 RAMP





- n1 : Initial value (BIN 16 bits)
- n2 : Final value (BIN 16 bits)
- (BIN 16 bits)
 - ① + 1: Number of executions (BIN 16 bits)
- n3 : Number of shifts (BIN 16 bits)
- ② : ② + 0: Completion device (bits)
 - 2 + 1: Bit for selecting data retaining at completion (bit)

Setting	Internal	Devices	R, ZR	J∷\∷ Bit Word		U::\G::	Zn	Constants	Other
Data	Bit	Word	14, 214			010	L	K, H	Other
n1	0			0					_
n2	0				0	_			
© 1	0				_	_			
n3	0				0	_			
(D2)	0		•	_					_


Function

- (1) When the execution command is ON, the following processing is executed.
 - Shifts from the value specified by n1 to the value specified by n2 in the number of times specified by n3.
 - For n3, designate the number of scans (number of shifts) required for shift from n1 to n2. No operation if other than 0<n3<32768.
 - The system uses @9+1 to store the number of times the instruction has been executed.
 - · The value of one variation (one scan) is obtained by the expression below:

Value of one variation (one scan) =
$$\frac{\text{(Value specified by n2)-(Value specified by n1)}}{\text{(Value specified by n3)}}$$

Example

0 is varied to 350 in seven scans as shown below.



When the calculated one variation is indivisible, compensation is made to achieve the value specified in n2 by the number of shifts specified in n3.

Hence, a linear ramp may not be made.

- (2) If the scan is performed for the number of moves specified by n3, the complete device specified by 2 +0 is turned ON.

 The ON/OFF status of the completion device and the contents of 1+0 are determined by the ON/OFF status of the device designated by 2+1.
 - When ©2+1 is OFF, +0 will go OFF at the next scan, and the RAMP instruction will begin a new move operation from the value currently at ©2+0.
 - When @+1 is ON, @+0 will remain ON, and the contents of @1+0 will not change.
- (3) When the command is turned OFF during the execution of this instruction, the contents of 01+0 will not change following this.

When the command goes ON again, the RAMP instruction will begin a new move from the present value at +0.

(4) Do not change the specified values in n1 and n2 before the completion device specified in 20+0 turns ON.

Since the same expression is used every scan to calculate the value stored in 20+1, changing n1/n2 may cause a sudden variation.

Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by ① or ② exceeds the range of the corresponding device.	_	-	1		0	0

Caution

- (1) When the digit specification of bit device is made to 01, the digit specification of bit device can only be used when the following condition is met.
 - · Specification of digits: K8

(1) The following program changes the contents of D0 from 10 to 100 in a total of 6 scans, and saves the contents of D0 when the move has been completed.



6.8.7 SPD






- S : Pulse input (bits)
- n : Measurement time (unit: ms) (BIN 16 bits)
- : Head number of the devices where the measurement result will be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	R ZR JOAO HO		U () (G	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:;\G:;		K, H	Canon
S	○ (Only X)	-	_		_				
n	△ *1	Δ	*1		0				
(D)	_	Δ	*1		_				

^{*1:} Local devices and the file registers set for individual programs cannot be used.

Function

(1) The number of turning OFF→ON input of the device specified by (s) is counted for just the amount of time specified by n, and the count results are stored in the device specified by (D).



(2) When measurement directed by the SPD instruction has been completed, measurement is done again from 0. Turn OFF the execution command to stop the measurement directed by the SPD instruction.

Point P

1. With the SPD instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP—RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval
High Performance model QCPU, Process CPU,	1 ms
Universal model QCPU, LCPU	1 1115

- 2. When the High Performance model QCPU or Process CPU is used: The instruction is not processed when n = 0.
- 3. The SPD instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent SPD instructions are not processed.
- 4. While the measurement is in execution (while the command input is ON) by the SPD instruction, the setting value cannot be changed. Turn OFF the command input before changing the setting value.


Operation Error

In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by exceeds the range of the corresponding device.	-		-	1	0	0

Program Example

(1) The following program measures the pulses input to X0 for a period of 500 ms when X10 goes ON, and stores the result at D0.



6.8.8 PLSY





- n1 : Frequency or the number of the device where frequency is stored (BIN 16 bits)
- n2 : Outputs count or the number of the device where the outputs count is stored (BIN 16 bits)
- (D) : Number of the device to which pulses are output (bits)

Setting	Internal	Devices	R, ZR	J∷	JO\O		Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	U_\G	2.11	K, H	Other	
n1	0			0						
n2	0			0					_	
(D)	△ *1			_					_	

^{*1:} Only output (Y) can be used.

Function

- (1) Outputs a pulse at a frequency designated by n1 the number of times designated by n2, to the output module with the output signal (Y) designated by ①.
- (2) Frequencies between 1 to 100 Hz can be designated by n1.

 If n1 is other than 1 to 100 Hz, the PLSY instruction will not be executed.
- (3) The number of outputs that can be designated by n2 is between 0 to $65535 (0000_{\rm H} \ {\rm to} \ {\rm FFFF}_{\rm H})$. If n2 is set to "0", pulses are continuously output.
- (4) Only an output number corresponding to the output module can be designated for pulse output at (b).
- (5) Pulse output commences with the command leading edge of the PLSY instruction.
 Pulse output is suspended when the PLSY instruction command goes OFF.



1. With the PLSY instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP→RUN.) For this reason, the pulses that can be output must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval	
High Performance model QCPU, Process CPU,	1 ma	
Universal model QCPU, LCPU	1 ms	


- Do not change the argument for the PLSY instruction during pulse output directed by the PLSY instruction (while the execution command is ON). To change the argument, turn OFF the execution command.
- The PLSY instruction can be used only once in all programs executed by the CPU module. The second and the subsequent PLSY instructions are not processed.

Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by ① exceeds the range of the corresponding device.	_	_	_		0	\circ

(1) The following program outputs a 10 Hz pulse 5 times to Y20 when X0 is ON.



6.8.9 PWM






- n1 : ON time or the number of the device where the ON time is stored (BIN 16 bits)
- n2 : Frequency or the number of the device where the frequency is stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J∷∖∷		U () \G	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Bit Word			K, H	ou.o.
n1	0			0					
n2	0			0					_
0	△ *1			_					_

^{*1:} Only output (Y) can be used.

Function

(1) Outputs the pulse of the cycle set by n2, for the amount of time ON designated by n1, to the output module designated by ①.



(2) The setting ranges for n1 and n2 are shown below:

CPU Module Type Name	Setting Range for n1 and n2 [ms] *2			
High Performance model QCPU, Process CPU,	1 to 65535 (0001 _H to FFFF _H)			
Universal model QCPU, LCPU	1 to 03333 (0001H to 1111 H)			

^{*2:} The value specified by n1 should be less than the value specified by n2.

Point &

1. With the PWM instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP→RUN.) The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval of n1, n2
High Performance model QCPU, Process CPU,	1 ms
Universal model QCPU, LCPU	1 1115

For this reason, the PWM instruction can be used only once within all the programs being executed by the CPU module.

- 2. The instruction is not processed in the following cases:
 - · When both n1 and n2 are 0
 - When $n1 \ge n2$
 - When the PWM instruction is executed twice or more.
- 3. Do not change the argument for the PWM instruction during pulse output directed by the PWM instruction (while the execution command is ON). To change the argument, turn OFF the execution command.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by (§) exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example

(1) The following program outputs a 100 ms pulse once each second to Y20 when X0 is ON.



6.8.10 MTR





- S : Head input device (bits)
- (bits) : Head output device
- ② : Head number of the devices where matrix input data will be stored (bits)
- n : Number of input rows (BIN 16 bit)

Setting	Internal	Devices	vices J \ \		Zn	Constants	Other				
Data	Bit	Word	14, 214	Bit	Word	O, (O)		K, H	Other		
S	○ (Only X)										
© 1	(Only Y)								_		
©2	0		_								
n	0	•	0								

Function

- (1) It reads the input from 16 points × n-rows starting from the input number designated by (\$\oints\$), then stores fetched input data from the device designated by (\$\oints\$) onward.
- (2) One row (16 points) can be fetched in 1 scan.
- (3) Fetching from the first to the n th row is repeated.
- (4) The first through the 16th points store the first row of data and the next 16 points store the second row of data at the devices following the device designated by ②.
 - For this reason, the space of $16 \times n$ points from the device designated by 0 are occupied by the MTR instruction.
- (5) is the output needed to select the row which will be fetched, and the system automatically turns it ON and OFF. It uses the n points from the device designated by 01.
- (6) Only device numbers divisible by 16 can be designated for (S), (D) and (Q).
- (7) For n, a value in the range from 2 to 8 can be assigned.
- (8) No processing is performed in the following cases.
 - The device number designated by (\$), (1), or (2) is not divisible by 16.
 - The device designated by (§) is outside the actual input range.
 - The device designated by 10 is outside the actual output range.
 - The space 16 × n points following the device designated by @ exceeds the relevant device range.
 - The value for n is not between 2 and 8.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details		QnH	QnPH	QnPRH	QnU	LCPU
4101	The device other than the input (X) was specified at §.						
4101	The device other than the output (Y) was specified at				0	0	

Program Example

(1) The following program fetches, when X0 is turned ON, the 16 points×3 matrix starting from X10, and stores the matrix into the area starting from M0.



[Operation]



Caution

- (1) Note that the MTR instruction directly operates on actual input and output.

 The output (1) that had been turned ON by the MTR instruction does not turn OFF when the MTR command turns OFF.

 Turn OFF the specified output (2) in the sequence program.
- (2) The MTR instruction execution interval must be longer than the total of response time of input and output modules. If the set interval is shorter than the value indicated above, an input cannot be read correctly. If the scan time in a sequence program is short, select the constant scan and set the scan time longer than the total of response time.

CHAPTER 7 APPLICATION INSTRUCTIONS

7.1 Logical operation instructions


(1) The logical operation instructions perform logical sum, logical product or other logical operations in 1-bit units.

Category	Processing Details	Formula for Operation	Example				
Category	Processing Details	Formula for Operation	Α	В	Υ		
			0	0	0		
Logical product	Becomes 1 only when both input A and	V A D	0	1	0		
(AND)	input B are 1; otherwise, is 0	$Y = A \cdot B$	1	0	0		
			1	1	1		
			0	0	0		
Logical sum	Becomes 0 only when both input A and input B are 0; otherwise, is 1	V A I D	0	1	1		
(OR)		Y=A+B	1	0	1		
			1	1	1		
			0	0	0		
Exclusive OR	Becomes 0 if input A and input B are		0	1	1		
(XOR)	equal; otherwise, is 1	$Y = \overline{A} \cdot B + A \cdot \overline{B}$	1	0	1		
			1	1	0		
NON evelueive			0	0	1		
logical sum	Becomes 1 if input A and input B are		0	1	0		
	·	$Y = (\overline{A} + B)(A + \overline{B})$	1	0	0		
			1	1	1		

7.1.1 WAND, WANDP, DAND, DANDP



1 When two data are set ($\textcircled{0} \land \textcircled{s} \rightarrow \textcircled{0}$, (0 +1, 0) \land (s +1, s) \rightarrow (0 +1, 0))



- S : Data for a logical product operation or the head number of the devices where the data is stored (BIN 16/32 bits)
- : Head number of the devices where the logical product operation result will be stored (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J:::	NO	U::\G::	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U:;\G:;	211	K, H	Other
S				0				0	_
(D)			•	0			•	_	_

Function


WAND

(1) A logical product operation is conducted for each bit of the 16-bit data of the device designated at ① and the 16-bit data of the device designated at ③, and the results are stored in the device designated at ②.

(2) When bit devices are designated, the bit devices after the points designated as digits are regarded as "0" in the operation. (See Program Example (2))

DAND

(1) Conducts a logical product operation on each bit of the 32-bit data for the device designated by (s) and the 32-bit data for the device designated by (s), and stores the results at the device designated by (D).




(2) When bit devices are designated, the bit devices below the points designated as digits are regarded as "0" in the operation. (See Program Example (2))


Operation Error

(1) There is no operation error in the WAND(P) or DAND(P) instruction.


(1) The following program masks the digit in the 10s place of the 4-digit BCD value at D10 (second digit from the end) to 0 when XA is turned ON.



[Operation]




(2) The following program performs a logical product operation on the data at D99 and D100, and the 24-bit data between X30 and X47 when X8 is ON, and stores the results at D99 and D100.



[Operation]






- ⑤), ②: Data for a logical product operation or the head number of the devices where the data is stored (BIN 16/32 bits)
- ① : Head number of the devices where the logical product operation result will be stored (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR J U_		U_\G_	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit Word		0:		K, H	Other
§ 1		0					0	_	
<u>\$2</u>				0				0	_
0		0						_	_

Function

WAND


(1) A logical product operation is conducted for each bit of the 16-bit data of the device designated at (3) and the 16-bit data of the device designated at (3), and the results are stored in the device designated at (3).



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Examples (1) and (2))

DAND

(1) Conducts a logical product operation on each bit of the 32-bit data for the device designated by (3) and the 32-bit data for the device designated by (2), and stores the results at the device designated by (2).




(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Example (3))

Operation Error

(1) There is no operation error in the WAND(P) or DAND(P) instruction.

Program Example


(1) The following program performs a logical product operation on the data from X10 to X1B and the data at D33 when XA is ON, and stores the results at D40.




(2) The following program performs a logical product operation on the data at D10 and at D20 when X1C is ON, and stores the results from M0 to M11.

[Ladder Mode]

[List Mode]



[Operation]




Not changed

(3) The following program masks the digit in the hundred-thousands place of the 8-digit BCD value at D10 and D11 (sixth digit from the end) to 0 when XA is ON, and outputs the results to from Y10 to Y2B.

[Ladder Mode]






[Operation]

Not changed

7.1.2 BKAND, BKANDP






- ⊗ 1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
- ⊗*1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
- (D)*1 : Head number of the devices where the operation result will be stored (BIN 16 bits)
- n : Number of operation data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NO	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:;\O:;	211	K, H	Other
§1 ^{*1}	_					_		_	
§2 ^{*1}	_					_		0	_
©*1						_			
n	0			0			0	_	


^{*1:} The same device number can be specified for (s) and (b) or (s) and (b).

Function

(1) Performs a logical product operation on the data located in the n points from the device designated by ⑤, and the data located in the n points from the device designated by ⑥, and stores the results into the area starting from the device designated by ⑥.



(2) The constant designated by ② can be between -32768 and 32767 (BIN 16-bit data).




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The points specified in n exceed those of the corresponding device						
	specified in (5), (5), or (1).						
	The ranges of devices starting from the one specified in and and						
4101	overlap by n points (except when the same device is specified in 🕄 and						
4101	(10).			0	0	O	
	The ranges of devices starting from the one specified in and and and and and and and an						
	overlap by n points (except when the same device is specified in 🕸 and						
	(b).						

Program Example


(1) The following program performs a logical product operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.



7.1.3 WOR, WORP, DOR, DORP



1 When two data are set $(\textcircled{0} \lor \textcircled{S} \to \textcircled{0}, (\textcircled{0}+1, \textcircled{0}) \lor (\textcircled{S}+1, \textcircled{S}) \to (\textcircled{0}+1, \textcircled{0}))$



- S : Data for a logical sum operation or head number of the devices where the data is stored (BIN 16/32 bits)
- (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J:::	NO	U::\G::	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U:;\G:;	211	K, H	Other
S				0				0	_
(D)			•	0			•	_	_

Function


WOR

(1) Conducts a logical sum operation on each bit of the 16-bit data of the device designated by (1) and the 16-bit data of the device designated by (2), and stores the results at the device designated by (2).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

DOR

(1) Conducts a logical sum operation on each bit of the 32-bit data of the device designated by (a) and the 32-bit data of the device designated by (a), and stores the results at the device designated by (b).



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.


Operation Error

(1) There is no operation error in the WOR(P) or DOR(P) instruction.


(1) The following program performs a logical sum operation on the data at D10 and D20 when XA is turned ON, and stores the results at D10.




[Operation]




(2) The following program performs a logical sum operation on the 32-bit data from X0 to X1F, and on the hexadecimal value FF00FF00_H when XB is turned ON, and stores the results at D66 and D67.



[Operation]



2 When three data are set (§1 \vee §2 \rightarrow ©, (§1+1, §1) \vee (§2+1, §2) \rightarrow (©+1, ©))



- ⑤),⑥: Data for a logical sum operation or head number of the devices where the data is stored (BIN 16/32 bits)
- : Head number of the devices where the logical sum operation result will be stored (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J∷	DVED	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O;;\O;;	=	K, H	Other
§ 1				0				0	_
<u>\$2</u>				0				0	_
(D)				0					_

Function


WOR

(1) Conducts a logical sum operation on each bit of the 16-bit data of the device designated by (s) and the 16-bit data of the device designated by (s), and stores the results at the device designated by (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Example (1))

DOR

(1) Conducts a logical sum operation on each bit of the 32-bit data of the device designated by (s) and the 32-bit data of the device designated by (s), and stores the results at the device designated by (s).




(2) When bit devices are designated, the bit devices below the points designated as digits are regarded as "0" in the operation. (See Program Example (2))


Operation Error

(1) There is no operation error in the WOR(P) or DOR(P) instruction.


(1) The following program performs a logical sum operation on the data from X10 to X1B, and the data at D33, and stores the result at Y30 to Y3B when XA is ON.




[Operation]



(2) The following program performs a logical sum operation on the 32-bit data at D0 and D1, and the 24-bit data from X20 to X37, and stores the results at D23 and D24 when M8 is ON.



[Operation]



7.1.4 BKOR, BKORP






- s)*1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
- ⊗ *1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
- ©*1 : Head number of the devices where the operation result will be stored (BIN 16 bits)
- n : Number of operation data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR		NO	U::\G::	Zn	Constants	Other			
Data	Bit	Word	14, 214	Bit Word		U:;\G:;	211	K, H	Other			
§1)*1	_	Ö									_	_
§2 ^{*1}	_				_	_		0	-			
©*1	_)		_							
n	0)	0				0				


^{*1:} The same device number can be specified for (s) and (D) or (s) and (D).

Function

(1) Performs a logical sum operation on the data located in the n points from the device designated by ⑤, and the data located in the n points from the device designated by ⑥, and stores the results into the area starting from the device designated by ⑥.



(2) The constant designated by ② can be between -32768 and 32767 (BIN 16-bit data).




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The points specified in n exceed those of the corresponding device						
	specified in (5), (2), or (1).						
	The ranges of devices starting from the one specified in (s) and (D)						
4101	overlap by n points (except when the same device is specified in §) and						
4101	(b).					0	
	The ranges of devices starting from the one specified in and and and and and and and an						
	overlap by n points (except when the same device is specified in 🕸 and						
	(10).						

Program Example


(1) The following program performs a logical sum operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.



7.1.5 WXOR, WXORP, DXOR, DXORP



1 When two data are set $(\textcircled{0} \swarrow \textcircled{\$} \rightarrow \textcircled{0}, (\textcircled{0}+1, \textcircled{0}) \swarrow (\textcircled{\$}+1, \textcircled{\$}) \rightarrow (\textcircled{0}+1, \textcircled{0}))$



- © : Data for an exclusive OR operation or head number of the devices where the data is stored (BIN 16/32 bits)
- ① : Head number of the devices where the exclusive OR operation result will be stored (BIN 16/32 bits)

Setting	Internal Devices		R, ZR	JOAG		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U:;\G:;	2.11	K, H	Other
S				0				0	_
(D)			•	0	•	•	•	_	_

Function


WXOR

(1) Conducts an exclusive OR operation on each bit of the 16-bit data of the device designated by (a) and the 16-bit data of the device designated by (a), and stores the results at the device designated by (b).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

DXOR

(1) Conducts an exclusive OR operation on each bit of the 32-bit data of the device designated by (a) and the 32-bit data of the device designated by (a), and stores the results at the device designated by (b).




(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.


Operation Error

(1) There is no operation error in the WXOR(P) or DXOR(P) instruction.


(1) The following program performs an exclusive OR operation on the data at D10 and D20 when XA is ON, and stores the result at D10.




[Operation]




(2) The following program compares the bit pattern of the 32-bit data from X20 to X3F with the bit pattern of the data at D9 and D10 when X6 is ON, and stores the number of differing bits at D16.




[Operation]





2 When three data are set $(\$0 \lor \$2 \to 0 (\$0+1, \$1) \lor (\$2+1, \$2) \to (0+1, 0)$



- ⑤), ⑥: Data for an exclusive OR operation or head number of the devices where the data is stored (BIN 16/32 bits)
- ① : Head number of the devices where the exclusive OR operation result will be stored (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	JONO		U_\G_	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	O:; (O:)	211	K, H	Other
§ 1)				0				0	_
(S2)	0						0	_	
(D)				0					_

Function


WXOR

(1) Conducts an exclusive OR operation on each bit of the 16-bit data of the device designated by (s) and the 16-bit data of the device designated by (s), and stores the results at the device designated by (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Example (1))

DXOR

(1) Conducts an exclusive OR operation on each bit of the 32-bit data of the device designated by (3) and the 32-bit data of the device designated by (2), and stores the results at the device designated by (2).




(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.


Operation Error

(1) There is no operation error in the WXOR(P) or DXOR(P) instruction.


(1) The following program conducts an exclusive OR operation on the data from X10 to X1B and the data at D33 when X10 is ON, and outputs the result to Y30 to Y3B.




[Operation]



(2) The following program conducts an exclusive OR operation on the data at D20 and D21, and the data at D30 and D31 when X10 is turned ON, and stores the results at D40 and D41.




[Operation]



7.1.6 BKXOR, BKXORP






- \$3*1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
- ⊗*1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
- ®*1 : Head number of the devices where the operation result will be stored (BIN 16 bits)
- n : Number of operation data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J__		U_\G_	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	U;\U;	211	K, H	Other
§1)*1		(_				_	
©2*1	1				-	0			
©*1	_			_					
n	0							0	_


^{*1:} The same device number can be specified for (s) and (D) or (s) and (D).

Function

(1) Performs an exclusive OR operation on the data located in the n points from the device designated by (§), and the data located in the n points from the device designated by (§), and stores the results into the area starting from the device designated by (©).



(2) The constant designated by ② can be between -32768 and 32767 (BIN 16-bit data).



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The points specified in n exceed those of the corresponding device						
	specified in (§), (§2), or (①).						
	The ranges of devices starting from the one specified in (§1) and (①)						
4101	overlap by n points (except when the same device is specified in 🕄 and						
4101	(b).		0	0	0	0	0
	The ranges of devices starting from the one specified in and and and						
	overlap by n points (except when the same device is specified in 🕸 and						
	(b).						

Program Example

(1) The following program performs an exclusive OR operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.








WXNR, WXNRP, DXNR, DXNRP


[Operation]



7.1.7 WXNR, WXNRP, DXNR, DXNRP



1 When two data are set $(\overline{\mathbb{O} \lor \mathbb{S}} \to \mathbb{D}, \overline{(\mathbb{O}+1, \mathbb{D}) \lor (\mathbb{S}+1, \mathbb{S})} \to (\mathbb{O}+1, \mathbb{D}))$



- (S) : Data for an exclusive NOR operation or head number of the devices where the data is stored (BIN 16/32 bits)
- (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J.	JO/O		Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U:::\G:::	211	K, H	Other
S				0				0	_
D				0				_	_

Function

WXNR


(1) Conducts an exclusive NOR operation on the 16-bit data of the device designated by (1) and the 16-bit data of the device designated by (3), and stores the results at the device designated by (1).



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

DXNR

(1) Conducts an exclusive NOR operation on the 32-bit data of the device designated by (1) and the 32-bit data of the device designated by (2), and stores the results at the device designated by (2).




(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

Operation Error


(1) There is no operation error in the WXNR(P) or DXNR(P) instruction.

Program Example


(1) The following program compares the bit patterns of the 16-bit data located from X30 to X3F with the bit patterns of the 16-bit data at D99 when XC is ON, and stores the number of identical bit patterns at D7.




[Operation]



(2) The following program compares the bit patterns of the 32-bit data located from X20 to X3F with the bit patterns of the data at D16 and D17 when X6 is ON, and stores the number of identical bit patterns at D18.










2 When three data are set $(9 \lor 9 \to 0)$, $(9+1, 9) \lor (9+1, 9) \to (0+1, 0)$




- ⑤),⑤): Data for an exclusive NOR operation or head number of the devices where the data is stored (BIN 16/32 bits)
- ① : Head number of the devices where the exclusive NOR operation result will be stored (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J@/@		U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0::10::		K, H	Other
§ 1				0				0	_
(S2)				0				0	_
(D)				0					_

Function

WXNR


(1) Conducts an exclusive NOR operation on the 16-bit data of the device designated by (3) and the 16-bit data of the device designated by (3), and stores the results at the device designated by (1).



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

DXNR

(1) Conducts an exclusive NOR operation on the 32-bit data of the device designated by (3) and the 32-bit data of the device designated by (3), and stores the results at the device designated by (1).




(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

Operation Error


(1) There is no operation error in the WXNR(P) or DXNR(P) instruction.

Program Example


(1) The following program performs an exclusive NOR operation on the 16-bit data from X30 to X3F and the data at D99 when X0 is turned ON, and stores the results to D7.




[Operation]



(2) The following program performs an exclusive NOR operation on the 32-bit data at D20 and D21 and the data at D10 and D11 when X10 is turned ON, and stores the result to D40 and D41.



BKXNR, BKXNRP



7.1.8 BKXNR, BKXNRP

BKXNR

BKXNRP




- ⊗ *1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
- ⊗*1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
- $\textcircled{0}^{\star}1$: Head number of the devices where the operation result will be stored (BIN 16 bits)
- n : Number of operation data blocks (BIN 16 bits)

Setting	R. ZR		J:::\:::		Zn	Constants	Other		
Data	Bit	Word	11, 211	Bit	Word	U:::\G:::	2 11	K, H	Other
§1) *1	_	Ö		<u> </u>				_	_
§2) *1	1				_				1
© *1	_				_				1
n	0			0				0	


^{*1:} The same device number can be specified for (s) and (D) or (s) and (D).

Function

(1) Performs an exclusive NOR operation on the data located in the n points from the device designated by ⑤, and the data located in the n points from the device designated by ⑥, and stores the results into the area starting from the device designated by ⑥.



(2) The constant designated by ② can be between -32768 and 32767 (BIN 16-bit data).




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The points specified in n exceed those of the corresponding device						
	specified in (§), (§2), or (D).						
	The ranges of devices starting from the one specified in (§) and (D)						
4101	overlap by n points (except when the same device is specified in 🕄 and						
4101	(10).				0	0	0
	The ranges of devices starting from the one specified in and and and						
	overlap by n points (except when the same device is specified in 🕲 and						
	(a).						

Program Example

(1) The following program performs an exclusive NOR operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.




D202 01101 01101 1010 1010

7.2 Rotation instruction

7.2.1 ROR, RORP, RCR, RCRP





- D : Head number of the devices to rotate (BIN 16 bits)
- n : Number of rotations (0 to 15) (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J	NED	U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	- 0:;(0:)		K, H	Other
(D)				0				_	_
n				0				0	_

Function

ROR

(1) Rotates 16-bit data of the device designated by ①, not including the carry flag, n-bits to the right.

The carry flag is ON or OFF depending on the status prior to the execution of the ROR instruction.




- (2) When a bit device is designated for ①, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is carried out is the remainder of n/(specified number of bits).
 - For example, when n = 15 and (specified number of bits) = 12 bits, the remainder of 15/12 = 1 is "3", and the data is rotated 3 bits.
- (3) Specify any of 0 to 15 as n.
 - If the value specified as n is 16 or greater, the remainder of n / 16 is used for rotation.
 - For example, when n = 18, the contents are rotated two bits to the right since the remainder of 18 / 16 = 1 is "2".

RCR

(1) Rotates 16-bit data of the device designated by ①, including the carry flag, n-bits to the right.

The carry flag is ON or OFF depending on the status prior to the execution of the ROR instruction.



- (2) When a bit device is designated for ①, a rotation is performed within the device range specified by digit specification.


 The number of bits by which a rotation is executed is the remainder of n/(specified number of bits).
 - For example, when n = 15 and (specified number of bits) = 12 bits, the remainder of 15/12 = 1 is "3", and the data is rotated 3 bits.
- (3) Specify any of 0 to 15 as n.
 - If the value specified as n is 16 or greater, the remainder of n / 16 is used for rotation.
 - For example, when n = 18, the contents are rotated two bits to the right since the remainder of 18 / 16 = 1 is "2".

Operation Error


(1) There is no operation error in the ROR(P) or RCR(P) instruction.

Program Example


(1) The following program rotates the contents of D0, not including the carry flag, 3 bits to the right when XC is turned ON.



[Operation]




(2) The following program rotates the contents of D0, including the carry flag, 3 bits to the right when XC is turned ON.



^{*} ON/OFF status of the carry flag depends on its status before the execution of ROR.

7.2.2 ROL, ROLP, RCL, RCLP






- n : Number of rotations (0 to 15) (BIN 32 bits)

Setting	Internal	Devices	R, ZR	J	NO	U∷∖G∷	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O::\O::	_,,	K, H	Other
(D)				0				_	_
n				0				0	_

Function

ROL

(1) Rotates the 16-bit data of the device designated at ①, not including the carry flag, n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of ROL instruction.



- (2) When a bit device is designated for ①, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits). For example, when n = 15 and (specified number of bits) = 12 bits, the remainder of 15/12 = 1 is "3", and the data is rotated 3 bits.
- (3) Specify any of 0 to 15 as n.


If the value specified as n is 16 or greater, the remainder of n / 16 is used for rotation.

For example, when n = 18, the data is rotated 2 bits to the left since the remainder of 18/16 = 1 is "2".

RCL

(1) Rotates the 16-bit data of the device designated by D, including the carry flag, n-bits to the left.

The carry flag turns ON or OFF depending on its status prior to the execution of RCL instruction.



- (2) When a bit device is designated for ①, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits).

 For example, when n = 15 and (specified number of bits) = 12 bits, the remainder of 15/12 = 1 is "3", and the data is rotated 3 bits.
- (3) Specify any of 0 to 15 as n.

If the value specified as n is 16 or greater, the remainder of n / 16 is used for rotation.


For example, when n = 18, the data is rotated 2 bits to the left since the remainder of 18/16 = 1 is "2".

Operation Error


(1) There is no operation error in the ROL(P) or RCL(P) instruction.

Program Example

(1) The following program rotates the contents of D0, not including the carry flag, 3 bits to the left when XC is turned ON.




(2) The following program rotates the contents of D0, including the carry flag, 3 bits to the left when XC is turned ON.



^{*} ON/OFF status of the carry flag depends on its status before the execution of RCL.

7.2.3 DROR, DRORP, DRCR, DRCRP






- ① : Head number of the devices to rotate (BIN 32 bits)
- : Number of rotations (0 to 31) (BIN 16 bits)

Setting	Internal	Devices	R, ZR				\G Zn Constar		Other
Data	Bit	Word	11, 211	Bit	Word	O,\O	211	K, H	Other
(D)				0				_	_
n				0				0	_

Function

DROR

(1) The 32-bit data of the device designated at ①, not including the carry flag, is rotated n-bits to the right. The carry flag turns ON or OFF depending on its status prior to the execution of the DROR instruction.




- (2) When a bit device is designated for ①, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits).
 - For example, when n = 31 and (specified number of bits) = 24 bits, the remainder of 31/24 = 1 is "7", and the data is rotated 7 bits.
- (3) Specify any of 0 to 31 as n.

If the value specified as n is 32 or greater, the remainder of n / 32 is used for rotation.

For example, when n = 34, the contents are rotated two bits to the right since the remainder of 34 / 32 = 1 is "2".

DRCR



- (2) When a bit device is designated for ①, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n /(specified number of bits).
 - For example, when n=31 and (specified number of bits) = 24 bits, the remainder of 31/24=1 is "7", and the data is rotated 7 bits.
- (3) Specify any of 0 to 31 as n. If the value specified as n is 32 or greater, the remainder of n / 32 is used for rotation. For example, when n = 34, the contents are rotated two bits to the right since the remainder of 34 / 32 = 1 is "2".

Operation Error


(1) There is no operation error in the DROR(P) or DRCR(P) instruction.


Program Example

[Ladder Mode]


(1) The following program rotates the contents of D0 and D1, not including the carry flag, 4 bits to the right when XC is ON.


[List Mode]





(2) The following program rotates the contents of D0 and D1, including the carry flag, 4 bits to the right when XC is ON.






^{*:} ON/OFF status of the carry flag depends on its status before the execution of DRCR.

7.2.4 DROL, DROLP, DRCL, DRCLP






- (BIN 32 bits)
- n : Number of rotations (0 to 31) (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J 🗆 \ 🗀		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O::\O::		K, H	Other
0				0				_	_
n				0				0	_

Function

DROL


(1) The 32-bit data of the device designated at ①, not including the carry flag, is rotated n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of the DROL instruction.



- (2) When a bit device is designated for ①, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits). For example, when n = 31 and (specified number of bits) = 24 bits, the remainder of 31/24 = 1 is "7", and the data is rotated 7 bits.
- (3) Specify any of 0 to 31 as n. If the value specified as n is 32 or greater, the remainder of n/32 is used for rotation. For example, when n = 34, the data is rotated 2 bits to the left since the remainder of 34/32 = 1 is "2".

DRCL

(1) Rotates 32-bit data of the device designated by ①, including the carry flag, n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of the DRCL instruction.




- (2) When a bit device is designated for ①, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits).
 - For example, when n=31 and (specified number of bits) = 24 bits, the remainder of 31/24=1 is "7", and the data is rotated 7 bits.
- (3) Specify any of 0 to 31 as n. If the value specified as n is 32 or greater, the remainder of n/32 is used for rotation. For example, when n = 34, the data is rotated 2 bits to the left since the remainder of 34/32 = 1 is "2".

Operation Error


(1) There is no operation error in the DROL(P) or DRCL(P) instruction.

Program Example


(1) The following program rotates the contents of D0 and D1, not including the carry flag, 4 bits to the left when XC is ON.




[Operation]



(2) The following program rotates the contents of D0 and D1, including the carry flag, 4 bits to the left when XC is ON.



[Operation]




*: ON/OFF status of the carry flag depends on its status before the execution of DRCL.

7.3 Shift instruction

7.3.1 SFR, SFRP, SFL, SFLP





- (BIN 16 bits)
- : Number of shifts (0 to 15) (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J 🗀 \ 🗀		U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:; (O:)	"	K, H	Culci
(D)				0				_	_
n				0				0	_

Function


SFR

(1) Causes a shift to the right by n bits of the 16-bit data from the device designated at D.

The n bits from the upper bit are filled with 0s.



(2) When a bit device is designated for ①, a right shift is executed within the device range specified by digit specification.



The number of bits by which a shift is executed is the remainder of n/(specified number of bits).


For example, when n=15 and (specified number of bits) =8 bits, the remainder of 15/8=1 is "7", and the data is shifted 7 bits.

(3) Specify any of 0 to 15 as n. If the value specified as n is 16 or greater, the remainder of n/16 is used for a shift to the right.


For example, when n = 18, the data is shifted 2 bits to the right since the remainder of 18/16 = 1 is 2.

SFL

(1) Shifts 16-bit data at device designated by ① n bits to the left. Bits starting from the lowest bit to n bit are filled with 0s.



(2) When a bit device is designated for ①, a left shift is executed within the device range specified by digit specification.



The number of bits by which a shift is executed is the remainder of n/(specified number of bits). For example, when n = 15 and (specified number of bits) = 8 bits, the remainder of 15/8 = 1 is "7", and the data is shifted 7 bits.


(3) Specify any of 0 to 15 as n. If the value specified as n is 16 or greater, the remainder of n/16 is used for a shift to the left. For example, when n = 18, the data is shifted 2 bits to the left since the remainder of 18/16 = 1 is "2".

Operation Error


(1) There is no operation error in the SFR(P) or SFL(P) instruction.

Program Example


(1) The following program shifts the data of D0 to the right by the number of bits designated by D100 when X20 is turned ON.




[Operation]



(2) The following program shifts the contents of X10 to X17 3 bits to the left when X1C is ON.




[Operation]



7.3.2 BSFR, BSFRP, BSFL, BSFLP






- : Head number of the devices to be shifted (bits)
- : Number of devices to which shift is executed (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J:	NO	U=\G=	U=\G=	Zn	Constants	Other
Data	Bit	Word	N, ZN	Bit	Word			K, H	Other	
(D)	0		_							
n	0				0				_	

Function

BSFR


(1) Shifts the data in n points from the device designated by (1) to the right by one bit.



(2) The device designated by \bigcirc + (n-1) is filled with 0.

BSFL

(1) Shifts the data in n points from the device designated by ① to the left by one bit.



(2) The device designated by (D) is filled with 0.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device))		
4101	specified in (D).	0	0		0		

Program Example


(1) The following program shifts the data at M668 to M676 to the right when X8F is turned ON.




[Operation]



(2) The following program shifts the data at Y60 to Y6F to the left when X4 is turned ON.






Basic High Process Redundant Universal LCPU

7.3.3 SFTBR, SFTBRP, SFTBL, SFTBLP

 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



- ① : Head number of the devices to be shifted (bits)
- n1 : Number of bits to be shifted (BIN 16 bits)
- n2 : Number of shifts (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J@\@		U_\G_	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U::\U::	2 11	K, H	Othici	
(D)	O*1	_	0		_					
n1		0	0		0					
n2		0	0		0					

*1: T, C, ST, and S devices are not available.

Function

SFTBR(P)


(1) This instruction shifts the n1 bits data in the devices starting from the device specified by © to the right by n2 bits. n1=10, n2=4



- (2) n1 and n2 are specified under the condition that n1 is larger than n2. If the value of n2 is equal to or larger than the value of n1, the remainder of n2 / n1 (n2 devided by n1) is used for a shift.
- (3) This instruction specifies n1 ranged from 1 to 64.
- (4) Bits starting from the highest bit to n2th bit are filled with 0s. If the value of n2 is larger than the value of n1, the remainder of n2 / n1 will be 0.
- (5) If the value specified by n1 or n2 is 0, the instruction will be not processed.

SFTBL(P)

(1) This instruction shifts the n1 bits data in the devices starting from the device specified by 0 to the left by n2 bits. n1=10, n2=4



SFTBR, SFTBRP, SFTBL, SFTBLP

- (2) n1 and n2 are specified under the condition that n1 is larger than n2. If the value of n2 is equal to or larger than the value of n1, the remainder of n2 / n1 (n2 devided by n1) is used for a shift.
 - However, if the remainder of n2 / n1 is 0, the instruction will be not processed.
- (3) This instruction specifies n1 ranged from 1 to 64.
- (4) Bits starting from the lowest bit to n2th bit are filled with 0s. If the value of n2 is larger than the value of n1, the remainder of n2 / n1 will be 0.
- (5) If the value specified by n1 or n2 is 0, the instruction will be not processed.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in n1 is other than 0 to 64.)))
4100	The value in n2 is negative.	0	0		O	0	0
4101	The points specified in n1 exceed those of the device specified in ①.	0	0	0	0	0	0

Program Example

(1) The following program shifts the data of Y10 to Y17 (8 bits) specified by © to the right by 2 bits (n2), when M0 is turned on.




(2) The following program shifts the data of Y21 to Y2C (12 bits) specified by ① to the left by 5 bits (n2), when M0 is turned



7.3.4 DSFR, DSFRP, DSFL, DSFLP





- (BIN 16 bits)
 - : Number of devices to which shift is executed (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J:::\::		U (G	U (G	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U::\U::	211	K, H	Other	
(D))			_			_	
n	0)	0						

Function

DSFR

(1) Shifts data n points from device designated by


① 1-word to the right.



(2) The device designated by D + (n-1) is filled with 0.

DSFL

(1) Shifts data n points from device designated by ① 1-word to the left.



(2) The device designated by (D) is filled with 0.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device)				
	specified in ①.	0			0	0	

Program Example


(1) The following program shifts the contents of D683 to D689 to the right when XB is turned ON.




[Operation]



(2) The following program shifts the contents of D683 to D689 to the left when XB is turned ON.




[Operation]



7.3.5 SFTWR, SFTWRP, SFTWL, SFTWLP



 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- (BIN 16 bits)
- n1 : Number of words to be shifted (BIN 16 bits)
- n2 : Number of shifts (BIN 16 bits)

Setting	Internal Devices			J0\0			Constants		
Data	Bit	Word	R, ZR	Bit	Word	U:::\G:::	Zn	K, H	Other
0		0	0			_			_
n1		0	0			0			_
n2		0	0		0				

Function

SFTWR(P)

(1) This instruction shifts n1 words data in the devices starting from the device specified by © to the right by n2 words. n1=9, n2=4




Filled with 0_H

- (2) The n2 words data in the devices starting from the highest device are filled with 0s.
- (3) If the value specified by n1 or n2 is 0, the instruction will be not processed.
- (4) If the value of n2 is equal to or larger than the value of n1, the n1 words data in the devices starting from the device specified by © will be filled with 0s.

SFTWL(P)

(1) This instruction shifts the n1 words data in the devices starting from the device specified by © to the left by n2 words. n1=9, n2=4



- (2) The n2 words in the devices starting from the lowest device are filled with 0s.
- (3) If the value specified by n1 or n2 is 0, the instruction will be not processed.
- (4) If the value of n2 is equal to or greater than the value of n1, the n1 words devices starting from the device specified by © will be filled with 0s.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value in n1 or n2 is negative.					0	0
4101	The points specified in n1 exceed those of the device specified in ①.				_	0	0

Program Example


(1) The following program shifts the 8 words (n1) data stored in the devices starting from D10 specified by ① to the right by 2 words (n2), when M0 is turned on.




[Operation]



(2) The following program shifts the 12 words (n1) data in the devices starting from D21 specified by ① to the left by 5 words (n2), when M0 is turned on.



[Operation]



7.4 Bit processing instructions

7.4.1 BSET, BSETP, BRST, BRSTP



	indicates an instruction symbol of BSET/BRST.
BSET, BRST	Command D n
BSETP, BRSTP_	Command P D n


- Number of the device whose bits are set/reset (BIN 16 bits)
- : Number of the bit to be set/reset (0 to 15) (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J:::\:::		U[]\G[]	HE/GE	HE/GE	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	J	ī	K, H	Other		
0				0				_	_		
n				0				0	_		

Function


BSET

- (1) Sets (sets "1" at) the nth bit in the word device designated at ①.
- (2) If n exceeds "15", bit set/reset is performed with the lower 4 bits of the data.



BRST

- (1) Resets the nth bit of a word device designated by (D) to 0.
- (2) If n exceeds "15", bit set/reset is performed with the lower 4 bits of the data.



Operation Error

(1) There is no operation error in the BSET(P) or BRST(P) instruction.

Program Example

(1) The following program resets the 8th bit of D8 (b8) to 0 when XB is OFF, and sets the 3rd bit of D8 (b3) to 1 when XB is ON.


[Ladder Mode]



[List Mode]

Step	Instruction		Device
0	LD I BRSTP	XOB D8	K8
4 5 8	LD BSETP END	XOB D8	К3


[Operation]






Bit set or reset of word devices can also be conducted by bit designation of word devices.

• For the bit specification for word devices, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals). The processing of program example (1) would be conducted as shown below if bit designation of a word device had been used:



7.4.2 TEST, TESTP, DTEST, DTESTP






- (BIN 16 bits)
- Example 2 Location of the bit data to be extracted (0 to 15 (TEST)/0 to 31 (DTEST)) (BIN 16/32 bits)
- \boxdot : Number of the bit device where the extracted data will be stored (bits)

Setting	Internal	Devices	R 7R	R, ZR J \		U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit Word			K, H		
§ 1		0				0	_		
(S2)		0			0	0			
(D)		0				_	_	_	

Function


TEST

- (1) Fetches bit data at the location designated by ② within the word device designated by ⑤, and writes it to the bit device designated by ⑥.
- (2) The bit device designated by ① is OFF when the relevant bit is "0" and ON when it is "1".
- (3) The position designated by ⊚ indicates the position of an individual bit in a 1-word data block (0 to 15). When 16 or more is designated at ⊚, the target is the bit data at the position indicated by the remainder of n / 16. For example, when n = 18, the target is the data at b2 since the remainder of 18 / 16 = 1 is "2".



DTEST

- (1) Fetches bit data at the location designated by (2) within the 2-word device designated by (3), or (3)+1, and writes it to the bit device designated by (D).
- (2) The bit device designated by (a) is OFF when the relevant bit is "0" and ON when it is "1".
- (3) The position designated by ② indicates the position of an individual bit in a 2-word data block (0 to 31). When 32 or more is designated at ③, the target is the bit data at the position indicated by the remainder of n / 32. For example, when n = 34, the target is the data at b2 since the remainder of 34 / 32 = 1 is "2".




Operation Error


(1) There is no operation error in the TEST(P) or DTEST(P) instruction.

Program Example


(1) The following program turns M0 ON or OFF based on the status of the 10th bit in the 1-word data block (D0).



[Operation]




(2) The following program turns Y40 ON or OFF, depending on the status of the 19th bit of the 2-word data (W0 and W1).






Programs using the bit test instruction can be rewritten as programs using bit designation of word devices. If the program in example (1) were changed to use bit designation of a word device, it would appear as follows:



7.4.3 BKRST, BKRSTP





- n : Number of the devices to be reset (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J∷	J 🖺 🗎		Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U∷∖G∷	211	K, H	Culci
(D)		0				_			_
n	n O			0					_

Function

(1) Resets bit device n-points from the bit device designated by D.

Device	Status					
	• Turns device n-points from annunciator (F) number designated by OFF.					
Annunciator (F)	Deletes annunciator number turned OFF from SD64 to SD79 and compresses remaining data forward.					
	Stores number of annunciators stored from SD64 to SD79 at SD63.					
Timer (T)	• Sets the current value n-points from timer (T) or counter c designated by (C) to 0, and turns coil contact					
Counter (C)	OFF.					
Bit devices other than the	• Turne OFF call or contact a points from the device decignated by					
above	• Turns OFF coil or contact n-points from the device designated by .					

(2) If the designated device is OFF, the device status will not change.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

	rror ode	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4	101	The points specified in n exceed those of the corresponding device)	
4101	specified in (10).		0			0		

Program Example

(1) The following program turns OFF devices from M0 to M7 when X0 is turned ON.




[Operation]




(2) The following program sets data from 2nd bit (b2) of D10 to 1st bit (b1) of D11 to 0 when X20 is turned ON.

[List Mode]






[Operation]



7.5 Data processing instructions

7.5.1 SER, SERP, DSER, DSERP






- (BIN 16/32 bits)
- Data to be searched or head number of the devices where the data to be searched is stored (BIN 16 bits)
- (BIN 16 bits)
- n : Number of searches (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NC	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	J		K, H	ou.io.
§ 1	0	0		0	0			0	_
<u>\$2</u>				_	_			_	_
(D)	_			_	0			_	_
n	0	(0	0			0	

Function

SER


(1) Searches n points from the 16-bit data of the device designated by ②, regarding 16-bit data of the device designated by ③ as a keyword. Then, the number of matches with the keyword is stored at the device designated by ①+1, and the first matched device number (in the relative number from ③) is stored at the device designated by ①.



- (2) No processing is conducted if n is 0 or a negative value.
- (3) If no matches are found in the search, the devices designated at (1) and (1)+1 become "0".

DSER

(1) Searches n points from the device designated by ② in 32-bit units (2 × n points in 16-bit units) regarding 32-bit data of the device designated by ③ +1 and ③ as a keyword. Then, the number of matches with the keyword is stored at the device designated by ①+1, and the first matched device number (in the relative number from ②) is stored at the device designated by ①.




- (2) No processing is conducted if n is 0 or a negative value.
- (3) If no matches are found in the search, the devices designated at ① and ①+1 become "0".



If the data to be searched using the SER/DSER instruction is sorted in the ascending order, searches can be accelerated by the use of the binary search method, which is activated by turning SM702 *1 ON. However, correct search results are not obtained if SM702 is turned ON when the data to be searched is not sorted in the ascending order.

- *1: SM702 is the special relay for setting the search method.
 - SM702 OFF: Sequential search method (linear search method) (Comparison with the search data starts from the beginning of the data to be searched.)
 - SM702 ON: Binary search method (Obtains the center value of the sorted array and decides if the obtained value is larger or smaller than the search value, then, chooses the area for search between the larger and smaller value divisions. By repeating this process, the area for search is narrowed down.)




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The range of n exceeds that of the device specified in	0	0	0	0	0	0
4101	The device range specified in ① exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example


(1) The following program searches D100 to D105 for the contents of D0 when X20 is ON, and stores the search results at W0 and W1.




[Operation]



(2) The following program searches D100 to D111 for the contents of D11 and D10 when X20 is ON, and stores the search results at W0 and W1.




[Operation]



7.5.2 SUM, SUMP, DSUM, DSUMP

SUM, DSUM

SUMP, DSUMP




- (a): Head number of the devices where the total number of bits of "1" is counted (BIN 16/32 bits)
- D: Head number of the devices where the total number of the bits will be stored (BIN 16/32 bits)

Setting	Internal	Devices	R 7R	R, ZR		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O;;\O;;	211	K, H	Other
S				0				0	_
(D)				0				_	_

Function

SUM


From the 16-bit data in the device designated by ⑤, stores the total number of bits where 1 is set, in the device designated by ⑥.



Stores the total number of bits where 1 is set in BIN. (There are 8 bits where 1 is set in the example.)

DSUM

From the 32-bit data in the device designated by ⑤, stores the total number of bits where 1 is set, in the device designated by ⑥.




Operation Error


(1) There is no operation error in the SUM(P) or DSUM(P) instruction.

Program Example


(1) The following program stores the number of bits which are ON from X8 to X17 into D0 when X10 is turned ON.



[Operation]




(2) The following program stores the number of bits which are ON in D100 and D101 into D0 when X10 is turned ON.



[Operation]

7.5.3 DECO, DECOP




Process Redundant Universal

- s : Data to be decoded or the number of the device where the data to be decoded is stored (BIN 16 bits)
- (Device name)
- n : Valid bit length (1 to 8), 0: No processing (BIN 16 bits)

Setting	Internal	Internal Devices		J 🗀 \ 🗀		U_\G_	Zn	Constants	Other
Data	Bit	Word	R, ZR	Bit	Word	0::10::		K, H	Othioi
S	0					0			
(D)		0			_	_	_		
n	0			0			0	_	

Function

(1) Turns ON the bit position of , which corresponds to the binary value designated by the lower n bits at .



- (2) The value of n can be designated between 1 and 8.
- (3) No processing is conducted if n = 0, and there are no changes in the details of the device designated at \mathbb{D} .
- (4) Bit devices are treated as 1 bit, and word devices as 16 bits.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n is other than 0 to 8.	0	0	0	0	0	0
4101	The range 2 ⁿ bits from ⁽ⁱ⁾ exceeds the range of the corresponding device.	0	0	0	0	0	0


Process

Program Example

(1) The following program decodes the 3 bits from X0 and stores the results at M10 when X20 is ON.




[Operation]



If 3 bits are designated as significant bits, 8 points are occupied.

7.5.4 ENCO, ENCOP




- s : Head number of the device where the data to be encoded is stored (Device name)
- D : Number of the device where the encoding result will be stored (BIN 16 bits)
- : Valid bit length (1 to 8), 0: No processing (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NO	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Bit Word		211	K, H	Other
S		0			-	_	_		
(D)		0		0				_	_
n		0			0				_

Function

(1) Stores the binary value corresponding to the bits which are "1" included in the 2^n -bit data of \$ to \$.




- (2) The value of n can be designated at between 1 and 8.
- (3) If n=0, there will be no operation, and the contents of D will not change.
- (4) Bit devices are treated as 1 bit, and word devices as 16 bits.
- (5) If more than 1 bit is at 1, processing will be conducted at the upper bit location.

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The vaue of n is other than 0 to 8. All data 2 ⁿ bits from ⑤ is "0".	0	0	0	0	0	0
4101	The range 2 ⁿ bits from § exceeds the range of the corresponding device.	0	0	0	0	0	0

Program Example

(1) The following program encodes the 3 bits from M10 when X20 is ON, and stores the results at D8.




[Operation]



The location of the ON bit, counted from M10, is stored in BIN.

7.5.5 SEG, SEGP




- (S): Data to be decoded or head number of the devices where the data to be decoded is stored (BIN 16 bits)
- (BIN 16 bits) (D): Head number of the devices where the decoding result will be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	R. ZR		U::\G::	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0		K, H	Guioi
S				0				0	_
(D)				0				_	_

Function

(1) Decodes the data from 0 to F designated by the lower 4 bits of (s) to 7-segment display data, and stores at (D).

(2) If (2) is a bit device, indicates the head number of the devices storing the 7-segment display data; if it is a word device, indicates the number of the device storing the data.



Operation Error

(1) There is no operation error in the SEG(P) instruction.

7-segment decode display


	8	Configuration of 7					0				Display Data
Hexadecimal	Bit Pattern	Segments	B7	B6	B5	B4	В3	B2	B1	B0	
0	0000		0	0	1	1	1	1	1	1	0
1	0001		0	0	0	0	0	1	1	0	
2	0010		0	1	0	1	1	0	1	1	5
3	0011		0	1	0	0	1	1	1	1	3
4	0100		0	1	1	0	0	1	1	0	4
5	0101	В0	0	1	1	0	1	1	0	1	5
6	0110		0	1	1	1	1	1	0	1	8
7	0111	B5 B6 B1	0	0	1	0	0	1	1	1	
8	1000	B4 B2	0	1	1	1	1	1	1	1	8
9	1001	B4 B2	0	1	1	0	1	1	1	1	9
А	1010	В3	0	1	1	1	0	1	1	1	8
В	1011		0	1	1	1	1	1	0	0	Ь
С	1100		0	0	1	1	1	0	0	1	
D	1101		0	1	0	1	1	1	1	0	7
E	1110		0	1	1	1	1	0	0	1	8
F	1111		0	1	1	1	0	0	0	1	F

1


Head number of bit device Lowest bit of word device

Program Example

(1) The following program converts the data from XC to XF to 7-segment display data and outputs it to Y38 to Y3F when X0 is turned ON.




[Timing Chart]



*1: The data Y38 to Y3F will not change until the next data is output.

7.5.6 DIS, DISP




- § : Head number of the devices where data to be dissociated is stored (BIN 16 bits)
- ① : Head number of the devices where the dissociated data will be stored (BIN 16 bits)
- : Number of dissociations (1 to 4), 0: No processing (BIN 16 bits)

Setting	Internal	Devices	R, ZR	JOIO		U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0::\0::	_,,	K, H	Othici
S	0				0				
D					_				
n	0					0			

Function

(1) Stores the lower n-digits (1 digit is 4 bits) of the 16-bit data designated by (s) at the lower 4 bits n-points from the device designated by (D).



- (2) The upper 12 bits n-points from the device designated by (§) become 0.
- (3) The value of n can be designated at between 1 and 4.
- (4) If n = 0, there will be no processing, and the contents n-points from \bigcirc will not change.

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n is other than 0 to 4.	0	0	0	0	0	0
4101	The range n-points from exceeds the range of the corresponding device.	0	0	0	0	0	0


Program Example

 $(1) \quad \text{The following program dissociates the 16-bit data from D0 into 4-bit groups, and stores from D10 to D13 when X0 is ON.}$


Device

D10

K4




[Operation]



Filled with 0s. Storage area

7.5.7 UNI, UNIP




- s : Head number of the devices where data to be linked is stored (BIN 16 bits)
- (BIN 16 bits)
- n : Number of links (1 to 4), 0: No processing (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J.		HE/GE	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U∷\G∷ Zn		K, H	Ouilei	
S)	-				_	_	
0	0)		0				_	
n	0)	0				0		

Function

(1) Links lower 4 bits of 16-bit data n-points from device designated by (S) to 16-bit device designated by (D).



- (2) The bits of the upper (4-n) digits of the device designated by (D) become 0.
- (3) The value of n can be designated at between 1 and 4.
- (4) If n=0, there will be no processing, and the contents of device $\hbox{$\Bbb D$}$ will not change.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n is other than 0 to 4.	0	0	0	0	0	0
4101	The range n-points from exceeds the range of the corresponding device.	0	0	0	0	0	0

Program Example

(1) The following program links the lower 4 bits of D0 to D2 when X0 is ON, and stores them at D10.




[Operation]



7.5.8 NDIS, NDISP, NUNI, NUNIP






- (BIN 16 bits) Head number of the devices where data to be dissociated/linked is stored
- (BIN 16 bits) (D): Head number of the devices where the dissociated/linked data will be stored (BIN 16 bits)
- Each number of the devices where the units of dissociation/linking will be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J.	3/03	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0;;10;;	-	Constants	Othor
§ 1)	1)	_					
(D)	-			_					
<u>\$2</u>						-	_		

Function

NDIS


(1) Dissociates data stored in device numbers starting from that designated at ③ into the number of individual bits designated at ⑤, and stores this data in device numbers starting from that designated at ⑥.



- (3) Bits from the device number designated at ② to the device number where "0" is stored are processed as dissociated bits.
- (4) Do not overlap the device range for data to be dissociated (⑤) to end range of ⑥) with the device range which stores the dissociated data (⑥) to end range of ⑥). If overlapped, the correct operation result may not be obtained.
- (5) Do not specify the same device number for ③, ②, and ⑤. If the same device is specified for ⑤, ③, and ⑥, the operation does not work correctly.

NUNI

(1) Links individual bits of data stored into the area starting from the device number designated by (3) in the number of bits specified by (2), and stores them following the device number designated by (3).



- (2) The number of bits to be linked as designated by (2) can be within a range of from 1 to 16.
- (3) Processing will be performed on the number of bits to be linked from the device number designated by ② to the device number storing "0".
- (4) Do not overlap the device range for data to be linked (s) to end range of s) with the device range which stores the linked data (n) to end range of n). If overlapped, the correct operation result may not be obtained.
- (5) Do not overlap the device numbers to be designated at (9), (92), and (10). If overlapped, correct operation is not possible.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The number of bits dissociated or linked specified by has not been set within the range from 1 to 16 bits.	0	0	0	0	0	0
4101	The device number of the device specified by or based on the number of bits dissociated or linked specified by is greater than the final device number of each device.	0	0	0	0	0	0

Program Example


(1) The following program dissociates data of 4, 3, and 6 bits respectively from the lower bits of D0, and stores them from D10 to D12.



[List Mode]




[Operation]



(2) The following program links the lower 4 bits of data from D10, the lower 3 bits of data from D11, and the lower 6 bits of data from D12, and stores at D0.









Step	Instruction	D	evice	
0 1 3 5 7 9 13	LD MOVP MOVP MOVP NUNIP END	SM400 K4 K3 K6 K0 D10	D20 D21 D22 D23 D0	D20

[Operation]



7.5.9 wtob, wtobp, btow, btowp



Basic

Process Redundant Universal LCPU


- (S) : Head number of the devices where data to be dissociated/linked in byte units is stored (BIN 16 bits)
- (BIN 16 bits) : Head number of the devices where the result of dissociated/linking in byte units will be stored (BIN 16 bits)
- n : Number of byte data to be dissociated/linked (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J.	JONO UONGO		Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0::10::	-	K, H	Othici
S				_					
(D)					_				
n	0			0					_


Function

WTOB


(1) Dissociates n-bytes of the 16-bit data stored into the area starting from the device number designated by ⑤, and stores them following the device designated by ⑥.



For example, if n = 5, data through the lower 8 bits of \odot to $(\odot + 2)$ would be stored from $(\odot to \odot + 4)$.




- (2) Setting the number of bytes with n automatically determines the range of the 16-bit data designated by (§) and the range of the devices to store the byte data designated by (D).
- (3) No processing will be conducted when the number of bytes designated by n is "0".
- (4) The "00_H" code will automatically be stored at the upper 8 bits of the byte storage device designated by ©.



(5) Even though the range of the device with the data to be devided (\bigcirc to \bigcirc +($\frac{n}{2}$ -1)) is the same as the range of the device with the devided data (\bigcirc to \bigcirc +(n-1)), the instruction operates correctly.


BTOW

(1) Links the lower 8 bits of the 16-bit data in n words stored in the area starting from the device designated by (s) in 1-word units and stores it into the area starting from the device designated by (D). The upper 8 bits of n-word data stored in the area starting from the device designated by (s) will be ignored. Further, if n is an odd number, 0 is stored at the upper 8 bits of the device where the nth byte data is stored.




Upper bytes are ignored.

For example, if n = 5, the lower 8 bits of data from s to s+4 are linked and stored at p to p+2.



- (2) Setting the number of bytes with n automatically determines the range of the byte data designated by (s) and the range of the devices to store the linked data designated by (p).
- (3) No processing will be conducted when the number of bytes designated by n is "0".
- (4) The upper 8 bits of the byte storage device designated by (§) are ignored, and the lower 8 bits are used.
- (5) Linking is correctly processed even when the device range (\$ to \$+(n-1)) where the data to be linked is stored overlaps with the device range (\$ to \$+(n-1)) where the linked data will be stored.

For example, the following will take place in a case where the lower 8 bits of D11 to D16 are to be stored at D12 to D14:




(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the values in n exceeds that of the device specified by §.						
7101	The range of the values in n exceeds that of the device specified by ①.					0	

Program Example


(1) The following program dissociates the data at D10 to D12 in byte units and stores it at D20 to D25 when X0 is turned ON.




[Operation]



(2) The following program links the lower 8 bits of data from D20 through D25 and stores the result at D10 to D12 when X0 is turned ON.




[Operation]



7.5.10 MAX, MAXP, DMAX, DMAXP





- (BIN 16/32 bits)
- n : Number of data blocks to be searched (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J∭	NEO	U_\G_	Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	O;;\O;;	5ii ZII	K, H	• • • • • • • • • • • • • • • • • • • •	
S	_)							
(D)	_)		_					
n	0)	0					_	

Function

MAX


(1) Searches in the n points of 16-bit BIN data, from the device designated by ⑤, for the maximum value and stores the searched maximum value at the device designated by ⑥. Starts the search from the device designated by ⑥ and stores the location, specified in the number of points counted from ⑥, of the device where the maximum value is found first at ⑥+1 and stores the number of the found minimum values at ⑥+2.



DMAX

(1) Searches in the n points of 32-bit BIN data, from the device designated by (s), for the maximum value and stores the searched maximum value at the device designated by (D) and (D)+1.

Starts the search from the device designated by (s) and stores the location, specified in the number of points counted from (s), of the device where the maximum value is found first at (D)+2 and stores the number of the found minimum values at (D)+3.




(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in §.	0	0	0	0	0	0
4101	The device specified by in exceeds the range of the corresponding device.		-	-		0	0

Program Example


(1) The following program subtracts, when X1C is turned ON, the data stored at D100 to D103 from the data stored at R0 to R3, and searches in the results of subtraction for the maximum value, then, stores it at D200 to D202.



[Operation]



(2) The following program searches for the maximum value from the 32-bit data at D0 to D7, and stores it at D100 to D103 when X20 is turned ON.



7.5.11 MIN, MINP, DMIN, DMINP



		indicates an instruction symbol of MIN/DMIN.
MIN, DMIN	Command	S D n
MINP, DMINP_f	Command	P S D n

- (BIN 16/32 bits)
- n : Number of data blocks to be searched (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J∭	NEO	U_\G_	Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	O;;\O;;	5ii ZII	K, H	• • • • • • • • • • • • • • • • • • • •	
S	_)							
(D)	_)		_					
n	0)	0					_	

Function

MIN

(1) Searches in the n points of 16-bit BIN data, from the device designated by ⑤, for the minimum value and stores searched minimum value at the device designated by ⑥.

Starts the search from the device designated by (§) and stores the location, specified in the number of points counted from (§), of the device where the minimum value is found first at (D+1 and stores the number of the found minimum values at (D+2).



DMIN

(1) Searches in the n points of 32-bit BIN data, from the device designated by (S), for the minimum value and stores searched minimum value at the devices designated by (D) and (D)+1.

Starts the search from the device designated by (s) and stores the location, specified in the number of points counted from (s), of the device where the minimum value is found first at (D)+2 and stores the number of the found minimum values at (D)+3.




(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in §.	_	_	-	1	0	0
4101	The device specified in exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example


(1) The following program adds, when X1C is turned ON, the data stored at D100 to D103 and the data stored at R0 to R3, and searches in the results of addition for the minimum value, then, stores it at D200 to D202.



[Operation]




(2) The following program, when X20 is turned ON, searches for the minimum value from the 32-bit data contained from D0 to D7, and stores it from D100 to D103.



7.5.12 SORT, DSORT






- (S) : Head device number in the table to be sorted (BIN 16/32 bits)
- n : Number of data blocks to be sorted (BIN 16 bits)
- Sign : Number of data blocks to be compared in one sort operation (BIN 16 bits)
- in : Number of the bit device to be turned ON at the completion of the sort operation (bits)
- 2 : Device reserved for the system (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J∷	INED	U_\G_	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	0:,10:;		K, H	Other	
§ 1)										
n	0)		0					
§2)	0)			0			_	
© 1)	0	_	_	_					_	
(D2)	_)		_					

Function

SORT

- (1) Sorts (rearranges data) BIN 16-bit data n points from (s) in ascending or descending order. Sort order is designated by the ON/OFF status of SM703:
 - · When SM703 is OFF: Ascending order sort
 - · When SM703 is ON: Descending order sort



- (2) Several scans are required for sorts performed by the SORT instruction. The number of scans executed until completion is the value obtained by dividing the maximum number of times executed until the completion of the sort by the number of data blocks compared at one execution designated by ②. (Decimal fractions are rounded up.) When the value of ② is increased, the number of scans until completion of the sort is reduced, but the amount of time per scan is lengthened.
- (3) The maximum number of executions until completion of the sort should be calculated according to the following equation:

The maximum number of executions until completion = $(n) \times (n-1) / 2$ [times executed]

Example

When n=10, the number of executions is obtained as $10 \times (10 - 1) / 2 = 45$ [times executed]. If 2=2, then the number of scans until the completion of sort is calculated as $45/2 = 22.5 \rightarrow 23$ [scans].

(4) The device designated by (1) (the completion device) is turned OFF by the execution of the SORT instruction, and turned ON when the sort is completed. Because the device designated by (1) is maintained in the ON state after the completion of the sort, the user must turn it OFF if required.

SORT, DSORT


- (5) The 2 points from the device designated by ② are used by the system during the execution of the SORT instruction.

 These 2 points from the device designated by ② should therefore not be used by the user.

 Changing these points may cause an error code to be returned (Error code: 4100).
- (6) If the value of n is changed during the execution of the SORT instruction, the sort will be conducted in accordance with the number of sort data blocks after the change.
- (7) If the execution command is turned OFF during the execution of the SORT instruction, the sort is suspended. The sort resumes from the beginning when the execution command is turned ON again.
- (8) To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

DSORT

- (1) Sorts (rearranges data) BIN 32-bit data n points from (3) in ascending or descending order. Sort order is designated by the ON/OFF status of SM703:
 - · When SM703 is OFF: Ascending order sort
 - · When SM703 is ON : Descending order sort



- (2) Several scans are required for sorts performed by the DSORT instruction. The number of scans executed until completion is the value obtained by dividing the maximum number of times executed until the completion of the sort by the number of data blocks compared at one execution designated by ②. (Decimal fractions are rounded up.) When the value of ③ is increased, the number of scans until completion of the sort is reduced, but the amount of time per scan is lengthened.
- (3) The maximum number of executions until completion of the sort should be calculated according to the following equation:

The maximum number of executions until completion = $(n) \times (n-1)/2$ [times executed]

Example

When n=10, the number of executions is obtained as $10 \times (10-1)/2 = 45$ [times executed]. If S2=2, then the number of scans until the completion of sort is calculated as $45/2 = 22.5 \rightarrow 23$ [scans].

- (4) The device designated by (1) (the completion device) is turned OFF by the execution of the SORT instruction, and turned ON when the sort is completed. Because the device designated by (1) is maintained in the ON state after the completion of the sort, the user must turn it OFF if required.
- (5) The 2 points from the device designated by ② are used by the system during the execution of a DSORT instruction.

 These 2 points from the device designated by ② should therefore not be used by the user.


 Changing these points may cause an error code to be returned (Error code: 4100).
- (6) If the value of n is changed during the execution of the SORT instruction, the sort will be conducted in accordance with the number of sort data blocks after the change.
- (7) If the execution command is turned OFF during the execution of the SORT instruction, the sort is suspended. The sort resumes from the beginning when the execution command is turned ON again.
- (8) To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100		0	\circ	0	0	\circ	\circ
4101	The range from S1 to (S1 + $n/2 \times n$) (including S1) overlaps the range from D2 to D2 +1.	0	0	0	0	0	0
4101	For the SORT(P) instruction, the range of the device specified by exceeds the range from S1 to S1 + n (including S1).	0	0	0	0	0	0
4101	For the DSORT(P) instruction, the range of the device specified by \textcircled{s} exceeds the range from S1 to S1 + (2 × n) (including S1).	0	0	0	0	0	0

Program Example


(1) The following program sorts the BIN 16-bit data from D0 to D3 in the ascending/descending order when X10 is turned ON.




[Operation]



(2) The following program sorts the BIN 32-bit data from D0 to D9 in ascending/descending order when X10 is turned ON.




[Operation]



7.5.13 WSUM, WSUMP






- S : Head number of the devices where data to be summed are stored (BIN 16 bits)
- ① : Head number of the devices where the sum will be stored (BIN 32 bits)
- n : Number of data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR	R J U \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U;j\G;j	211	K, H	Other
S	_)	_				_	_
(D)	0			0				_	_
n	0)	0				0	_

Function

(1) Adds all 16-bit BIN data for n blocks from the device designated at ⑤, and stores it in the device designated at ⑥.




Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device))		
4101	specified in §.	0	0		0	0	

Program Example

(1) The following program adds the 16-bit BIN data from D10 to D14, and stores it in D100 and D101 when X1C is turned ON.




[Operation]

D10	4500 (BIN)			
D11	2500 (BIN)			
D12	-3276 (BIN)	\Box	D101,D100	14948 (BIN)
D13	6780 (BIN)			
D14	4444 (BIN)			

7.5.14 DWSUM, DWSUMP






- s : Head number of the devices where data to be summed are stored (BIN 32 bits)
- ① : Head number of the devices where the sum will be stored (BIN 64 bits)
- n : Number of data blocks (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J:	NED	U () (G ()	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	Uii\Gii	211	K, H	Other
S)	_				_	_
(D)	0)	_				_	_
n	0)	0				0	_

Function

(1) Adds all 32-bit BIN data stored in n points of devices starting from the one designated by ⑤, and stores the result to 4 points of devices (4 words) starting from the one designated by ⑥.




(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in §.	0	0	0	0	0	0
4101	The device specified in exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example

(1) The following program adds the 32-bit BIN data at D100 to D107, and stores the result at D10 and D13 when X20 is turned ON.




[Operation]

D101,D100	11245600 (BIN)		
D103,D102	27543200 (BIN)	D12 to D10 [22672600 (DINI)
D105,D104	558800 (BIN)	013 10 010	23672600 (BIN)
D107,D106	-15675000 (BIN)		

7.5.15 MEAN, MEANP, DMEAN, DMEANP



digits) is "10102" or later.




- S : Head number of the devices where the data to be averaged are stored (BIN16/32 bits)
- : Head number of the devices where the average will be stored (BIN 16/32 bits)
- n : Number of data or number of the devices where the number of data are stored (Setting range: 1 to 32767) (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J∷	JONO		U∷\G∷ Zn		Other
Data	Bit	Word	11, 211	Bit	Word	U;\G; ZII		K, H	Othici
S	_	0	0	_				_	_
(D)	_	0	0						_
n	_	0	0					0	_

Function

MEAN(P)


(1) This instruction calculates the mean of 16-bit BIN data stored in n-point devices starting from the device specified by ⑤, and then stores the result into the device specified by ⑥.



- (2) If the value calculated is not integer, this instruction will drop the number of decimal places.
- (3) If the value specified by n is 0, the instruction will be not processed.

DMEAN(P)

(1) This instruction calculates the mean of 32-bit BIN data stored in n-point devices starting from the device specified by ⑤, and then stores the result into the device specified by ⑥.



- (2) If the value calculated is not integer, this instruction will drop the number of decimal places.
- (3) If the value specified by n is 0, the instruction will be not processed.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in n is other than 0 to 32767.	_	_		_	0	0
4101	The points specified in n exceed those of the corresponding device specified in §.		_		_	0	0


Program Example

(1) The following program stores the average value of 16-bit data stored from D0 to D2 into D10, when M0 is turned on.

[Operation]



(2) The following program stores the average value of 32-bit data stored from D0 to D5 into D10 and D11, when M0 is turned on.



[Operation]



7.6 Structure creation instructions

7.6.1 FOR, NEXT

FOR

NEXT



NEXT


: Number of repetitions of FOR to NEXT loop (1 to 32767) (BIN 16 bits)

Setting	Internal	Devices	R. ZR	J	\ []]	U:::\G:::	Zn	Constants K, H	Other
Data Bit	Bit	Word	11, 211	Bit	Word		,		Cuici
n)				_

Repeat program

Function

- (1) When the processing in the FOR to NEXT loop is executed n-times without conditions, the step following the NEXT instruction will be executed.
- (2) The value of n can be designated at between 1 and 32767. If it is designated from -32768 to 0, the processing which is executed when n=1 will be performed.
- (3) If you do not desire to execute the processing called for within the FOR to NEXT loop, use the CJ or SCJ instruction to jump.
- (4) FOR instructions can be nested up to 16 deep.




(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	After the FOR instruction was executed, the END, FEND, or GOEND instruction was executed prior to the NEXT instruction. The STOP instruction is in process between the FOR and the NEXT instructions.	0	0	0	0	0	0
4201	The NEXT instruction was executed prior to the FOR instruction.	0	0	0	0	0	0
4202	The 17th FOR instruction was executed when the FOR instruction has been nested.	0	0	0	0	0	0

Program Example

(1) The following program executes the FOR to NEXT loop when X8 is OFF, and does not execute it when X8 is ON.

[Ladder Mode]




[List Mode]

Step	Instruction		Device
0 1 3 4 7 9 10 13 15 16 17 18	LD CJ LD I MOV FOR LD I MOV INC NEXT P8 LD OUT	X8 P8 M0 K0 K4 M0 Z3 Z3 X0A Y33	Z3 D0Z3
10 13 15 16 17 18	MOV INC NEXT P8 LD OUT	Z3 Z3 X0A	D0Z3

Remark


- 1. To force an end to the repetitious execution of the FOR to NEXT loop during the execution of the loop, insert a BREAK instruction. See Page 385, Section 7.6.2 for details concerning the use of the BREAK instruction.
- 2. Use the EGP/EGF instruction to perform the pulse operation of an index-modified program between the FOR and NEXT instructions. Note, however, that rise and fall instructions are not available on the operation output side. Refer to Page 137, Section 5.2.5 for details of the EGP/EGF instruction. The program samples are shown below:



3. Branching into a FOR to NEXT loop using a JMP or other branch instruction from the outside of the FOR to NEXT loop is not possible.

7.6.2 BREAK, BREAKP






- : Number of the device where the remaining number of loops will be stored (BIN 16 bits)
- Pn : Number of the pointer (device name (pointer)) where the program is branched at the forced end of a loop.

Setting	Internal	Internal Devices		J@\@		R, ZR J \(\)		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	J	=	Constants	Р		
(D)				0				_	_		
Pn								_	0		

Function

(1) Forces an end to a FOR to NEXT instruction loop and shifts the operation to the pointer specified by Pn. Only a pointer within the same program file can be assigned to Pn. If a pointer of the other program file is used, an operation error will be returned.



- (2) The remaining number of the FOR to NEXT instruction loop times is stored at D. Note that the remaining number includes the operation when the BREAK instruction is executed.
- (3) The BREAK instruction can be used only during the execution of a FOR to NEXT instruction loop.
- (4) The BREAK instruction can be used only when there is only one level of nesting. When an end is forced to the multiple nesting levels, execute the same number of BREAK instructions for the nesting levels.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4203	The BREAK instruction is used in a case other than with the FOR to NEXT instruction loop.	0	0	0	0	0	0
4210	The jump destination for the pointer specified by Pn does not exist. The pointer of another program file is specified for Pn.	0	0	0	0	0	0

Program Example

(1) The following program forces the FOR to NEXT loop to end when the value of D0 reaches 30 (when the FOR to NEXT loop has been executed 30 times).



7.6.3 CALL, CALLP



Basic High

Process Redundant Universal LCPU

Pn : Head pointer number of a subroutine program (Device name)


(s) to (s): Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

Setting	ng Internal Devices		R, ZR		U (G	Zn	Constants	Other	
Data	Bit	Word	Bit Word	U:;\G:;		K, H	Р		
Pn		_	_			_			0
§1) to §5	○ (Other than F)	()			0			_


Function

(1) When the CALL (P) instruction is executed, executes the subroutine program of the program specified by Pn.

The CALL (P) instruction can execute subroutine programs specified by a pointer within the same program file and subroutine programs specified by a common pointer.



(2) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with so to so corresponding to the function device. The contents to the devices specified by so so are as indicated below.



- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:
 - · FX, FY: Bits
 - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

Function devices	Device	Data Size	Remark
• FX	Bit device	1 point	
• FY	When bit designation is made for word device	1 bit	_
• FD	When digit designation of a bit device is used *1	4 words	The data size varies depending on
10	Word device	4 words	the instruction to be used.

*1: An error will not occur even when the device number specified by (S) to (S) is not a multiple of 16 at the digit designation of the bit device.

[Main routine program]


(3) §1 to §5 can be used with the CALL (P) instruction.

- (4) The number of function devices to be used by a subroutine program must be identical to the number of arguments in the CALL (P) instruction.
 - Also, the types of the function device and CALL (P) argument used should be identical.
- (5) Device numbers specified by the CALL (P) instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
- (6) The device used in the argument of the CALL (P) instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)
- (7) When the device, either timer or counter, is used in the argument of the CALL(P) instruction, only the current value is transmitted/received.


Incorrect operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D1 is used in the subroutine program.

[Program example]



[Operation performed after subroutine program execution]




- *1: Stores the execution result of the subroutine program.
- *2: Replaced by the value of the function device.
- *3: D1 does not reflect the value of the function device.


Correct operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D4 is used in the subroutine program.


[Program example]



[Operation performed after subroutine program execution]



- *1: Stores the execution result of the subroutine program.
- *2: Replaced by the value of the function device.
- (8) Up to 16 nesting levels are possible with the CALL(P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), and XCALL instructions.



(9) Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices which are turned ON during the execution of a subroutine program can be turned OFF by the execution of the FCALL(P) instruction.


Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified for the argument cannot be secured for the data size.	0	0	0	0	0	0
4210	There is no subroutine program for the pointer specified in the CALL (P) instruction.	0	0	0	0	0	0
4211	After the CALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	0	0	0	0	0	0
4212	The RET instruction was executed prior to the CALL (P) instruction.	0	0	0	0	0	0
4213	The 17th nesting level was executed.	0	0	0	0	0	0

Program Example


(1) The following program executes a subroutine program with argument when X20 is turned ON.






Process Redundant Universal

7.6.4 RET



Function

- (1) Indicates end of subroutine program
- (2) When the RET instruction is executed, returns to the step following the CALL (P), FCALL (P), ECALL (P) or XCALL instruction which called the subroutine program.




(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4211	After the CALL(P), FCALL (P), ECALL (P), EFCALL (P) or XCALL instruction was executed, an END, FEND, GOEND, or STOP instruction was excected prior to the RET instruction.	0	0	0	0	0	0
4212	The RET instruction was executed prior to the CALL (P), FCALL (P), ECALL (P), eFCALL (P) or XCALL instruction.	0	0	0	0	0	0

7.6.5 FCALL, FCALLP





Pn : Head pointer number of a subroutine program (Device name)

🜖 to 😂: Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)


Setting	Internal Devices		R, ZR	J [[] \ []		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O;;\O;;	=11	Constants	Р
Pn		_	_						0
§1) to §5	(Other than F))			0			_

Function


(1) When FCALL(P) is executed, the non-execution processing of the subroutine program of the pointer designated by Pn is performed.

The FCALL (P) instruction can execute subroutine programs designated by a pointer within the same program file, and subroutine programs designated by common pointers.

(a) Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.




(b) The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:




- (2) The FCALL (P) instruction is used in conjunction with the CALL(P) instruction.
- (3) If the FCALL (P) instruction is used in conjunction with the CALL(P) instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including III) P instructions).

In case the FCALL (P) instruction is not used in conjunction with the CALL(P) instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.



(4) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (5) to (8) corresponding to the function device. The contents to the devices specified by (6) to (8) are as indicated below.




- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:
 - · FX, FY: Bits
 - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

Function devices	ction devices Device		Remark		
• FX	Bit device	1 point			
• FY	When Bit Designation has been Made for Word Device	1 bit			
• FD	When digit designation of a bit device is used*1	4 words	The upper 2 words of FD become 0.		
10	Word device	4 words			

*1: An error will not occur if the device number specified by 🗐 to 🐯 is not a multiple of 16 at the digit designation of the bit device. [Main routine program]

- (5) The FCALL (P) instruction can use from (5) to (5).
- (6) Up to 16 nesting levels are possible with the FCALL(P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), and XCALL instructions.




(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified for the argument cannot be secured for the data size.	0	0	0	0	0	0
4210	The subroutine program of the pointer designated by the FCALL (P) instruction does not exist.	0	0	0	0	0	0
4211	After the CALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	0	0	0	0	0	0
4212	The RET instruction was executed prior to the FCALL (P) instruction.	0	0	0	0	0	0
4213	The 17th nesting level is executed.	0	0	0	0	0	0


Program Example

(1) The following program executes a subroutine program with argument when X20 is turned ON, and forces non-execution processing when X20 is turned from ON to OFF.



7.6.6 ECALL, ECALLP






File name: Name of the program file to be called (character string)

Pn : Head pointer number of a subroutine program (Device name)

Setting	Internal	Devices	R, ZR	JONO UON		U∷∖G∷	U[]\G[]	Zn	Constants		Other
Data	Bit	Word	11, 211	Bit \	Word	211		K, H	\$	Р	
File name		(_			0	_	
Pn	_	-	_			_			_	0	
\$1 to \$5	○ (Other than F)					0			_	_	


Function

Executes the subroutine program of the pointer designated by Pn in the designated program file name when the ECALL
 instruction is executed. The ECALL(P) instruction can be used to call a subroutine program that uses a local pointer from a different program file.



- (2) Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.
- (3) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

(4) When function devices (FX, FY, FD) are used by a subroutine program, specify a device corresponding to the function device with (s) to (s). The contents of the devices specified by (s) to (s) are as indicated below.



- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:
 - · FX, FY: Bits
 - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

Function devices	Device	Data Size	Remark
• FX	Bit device	1 point	
• FY	When Bit Designation has been Made for Word Device	1 bit	
• FD	When digit designation of a bit device is used*1	4 words	The data size varies depending
10	Word device	4 words	on the instruction to be used.

*1: An error will not occur even when the device number specified by (§1) to (§5) is not a multiple of 16 at the digit designation of the bit device.


[Main routine program]

- (5) From (5) to (6) can be used by the ECALL instruction.
- (6) The device used in the argument of the ECALL instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)


Incorrect operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D1 is used in the subroutine program.

[Program example]



[Operation performed after subroutine program execution]




- *1: Stores the execution result of the subroutine program.
- *2: Replaced by the value of the function device.
- *3: D1 does not reflect the value of the function device.


Correct operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D4 is used in the subroutine program.


[Program example]



[Operation performed after subroutine program execution]



- *1: Stores the execution result of the subroutine program.
- *2: Replaced by the value of the function device.
- (7) The numbers of the devices designated by the arguments in the ECALL(P) instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
- (8) Up to 16 levels of nesting can be used with the ECALL(P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.



(9) Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices turned ON during the execution of a subroutine program can be turned OFF by the EFCALL(P) instruction.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The specified file does not exist.	0	0	0	0	0	0
2411	The specified file cannot be executed.	0	0	0	0	0	0
4101	The device specified for the argument cannot be secured for the data size.	0	0	0	0	0	0
4210	The subroutine program of the pointer specified by the ECALL (P) instruction does not exist.	0	0	0	0	0	0
4211	After the ECALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	0	0	0	0	0	0
4212	The RET instruction was executed prior to the ECALL (P) instruction.	0	0	0	0	0	0
4213	The 17th nesting level is executed.	0	0	0	0	0	0

Program Example


(1) The following program executes program block P0 of the program A-LINE when X20 is turned ON.


[Ladder Mode]

[List Mode]




Step	Instruction	De	vice	
0 1 9	LD ECALL END	X20 "A-LINE" PO	D0	ХО





7.6.7 EFCALL, EFCALLP





File name: Name of the program file to be called (character string)

Pn : Head pointer number of a subroutine program (Device name)

⑤ to ⑤ : Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)


Setting	Internal Devices R, ZR J		U∷∖G∷	Zn	Constants		Other			
Data	Bit	Word	11, 211	Bit Word	O:; (O:)		K, H	\$	Р	
File name		(_			0	_
Pn	_	-	_						_	0
§1 to §5	○ (Other than F)	()			0			_	

Function


(1) When the EFCALL(P) instruction is executed, the non-execution processing of the subroutine program of the pointer designated by Pn is performed.

The EFCALL (P) can also be used to call a subroutine program that uses a local pointer from a different program file.

(a) Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.




(b) The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:



(2) The EFCALL (P) instruction is used in combination with the ECALL (P) instruction.


(3) If the EFCALL(P) instruction is used in conjunction with the ECALL(P) instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including \Box P instructions).

In case the EFCALL(P) instruction is not used in conjunction with the ECALL(P) instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.



- (4) Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.
- (5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

(6) When function devices (FX, FY, FD) are used by a subroutine program, specify a device corresponding to the function device with §3 to §3.



- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:
 - · FX, FY: Bits
 - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.


Function devices	Device	Data Size	Remark
• FX			
• FY	When Bit Designation has been Made for Word Device	1 bit	
• FD	When digit designation of a bit device is used*1	4 words	The upper 2 words of FD become 0.
-10	Word device	4 words	_

*1: An error will not occur even when the device number specified by (3) to (35) is not a multiple of 16 at the digit designation of the bit device.

[Main routine program]

- (7) So to so can be used with the EFCALL (P) instruction.
- (8) The number of function devices used by subroutine programs must be identical to the number of arguments used by the EFCALL (P) instruction. Further, the function devices should be identical to the types of arguments used by the EFCALL (P) instruction.

(9) Up to 16 levels of nesting can be used with the EFCALL (P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.



Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2411	The specified file cannot be executed.	0	0	0	0	0	0
4101	The device specified for the argument cannot be secured for the data size.	0	0	0	0	0	0
4210	The subroutine program of the pointer specified by the ECALL (P) instruction does not exist.	0	0	0	0	0	0
4211	After the EFCALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	0	0	0	0	0	0
4212	The RET instruction was executed prior to the EFCALL (P) instruction.	0	0	0	0	0	0
4213	The 17th nesting level is executed.	0	0	0	0	0	0

Program Example

(1) The following program executes a subroutine program with argument when X0 is ON, and forces non-execution processing when X20 is turned from ON to OFF.





[List Mode]

Step	Instruction	Dev	ice	
0 1 9 17	LD ECALL EFCALL END	X20 "A-LINE" PO "A-LINE" PO	D0 D0	X0 X0

7.6.8 XCALL



• Basic model QCPU: The serial number (first five digits) is "04122" or later.



Pn : Head pointer number of a subroutine program (Device name)

§) to
§): Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

Setting	Internal	Devices	R, ZR	J::\:::		U () (G ()	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0:;(0:)	211	K, H	Р
Р		_	_			_			0
§1 to §5	○ (Other than F)	()			0			_


Function

- (1) XCALL instruction executes the subroutine program and performs non-execution processing of the subroutine program.
 - (a) Execution of subroutine program

Executes each coil instruction according to ON/OFF status of the condition contacts.


(b) Non-execution of subroutine program

Performs the same processing for each coil instruction as when the condition contacts are OFF status. The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:




(2) Operation of XCALL instruction varies according to the CPU module type. The following program example shows the operation of XCALL instruction for each CPU module.

[Program example]




[ON/OFF timing of X0]



*2: Time during X0 is ON (2) does not include the time when turning X0 ON (1).

Component	Operation of XCALL instruction
Process CPU	1) When X0 is turned ON: Without process (Do not execute subroutine program of "P1".)
(serial No. of first 5 digits: 07031 or earlier)	2) During X0 is ON: Execute subroutine program of "P1".
High performance model QCPU	3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of
(serial No. of first 5 digits: 06081 or earlier)	"P1".
High performance model QCPU (serial No. of first 5 digits: 06082 or later) Process CPU (serial No. of first 5 digits: 07032 or later)	 Using SM734 (XCALL instruction executing condition designation) to select operation when X0 is turned ON. When SM734 is OFF: Without process (Do not execute subroutine program of "P1".) When SM734 is ON: Execute subroutine program of "P1". During X0 is ON: Execute subroutine program of "P1". When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1".
Redundant CPU	1) When X0 is turned ON: Execute subroutine program of "P1".
Basic model QCPU	2) During X0 is ON: Execute subroutine program of "P1".
Universal model QCPU	3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of
• LCPU	"P1".

(3) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (s) to (s) corresponding to the function device. The contents to the devices specified by (s) to (s) are as indicated below.




- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:
 - · FX, FY: Bits
 - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.


Function devices	Device	Data Size	Remark
• FX	Bit device	1 point	
• FY	When Bit Designation has been Made for Word Device	1 bit	
• FD	When digit designation of a bit device is used*3	4 words	The data size varies depending
	Word device	4 words	on the instruction to be used.

*3: An error will not occur even when the device number specified by (\$\sqrt{9}\) to (\$\sqrt{9}\) is not a multiple of 16 at the digit specification of the bit device.

[Main routine program]



- (4) §1 to §5 can be used by the XCALL instruction.
- (5) The number of function devices used by a subroutine program must be identical to the number of arguments in the XCALL instruction. Also, the function device and the type of XCALL argument should be identical.
- (6) Device numbers specified in the argument of the XCALL instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
- (7) Up to 16 nesting levels can be used with the XCALL instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), and XCALL instructions.




(8) The device used for the argument of the XCALL instruction must not be used in a subroutine program.

If used, it will not be possible to perform correct calculations.


(Refer to the following program example.)

The processing to be executed when D1 is used in a subroutine program with D0 designated for FD0 in a subroutine program is shown below.

[Program example]



[Operation performed after subroutine program execution]



- *1: Stores the execution result of the subroutine program.
- *2: Replaced by the value of the function device. D1 does not reflect the operation result in the subroutine program.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified for the argument cannot be secured for the data size.	0	0	0	0	0	0
4210	There is no subroutine program for the pointer specified in the XCALL (P) instruction.	0	0	0	0	0	0
4211	After the XCALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	0	0	0	0	0	0
4212	The RET instruction was executed prior the XCALL (P) instruction.	0	0	0	0	0	0
4213	The 17th nesting level is executed.	0	0	0	0	0	0


Program Example

(1) The following program executes a subroutine program with argument when X20 is turned ON.










7.6.9 com




Refer to Page 409, Section 7.6.10 for the COM instruction of the following CPU modules.

- Basic model QCPU of serial No. 04122 or later
- · High Performance model QCPU of serial No. 04012 or later
- · Process CPU of serial No. 07032 or later
- · Redundant CPU
- · Universal model QCPU
- LCPU




Function


- (1) Use the COM instruction for the following purposes.
 - (a) To reduce the time required to send/receive data to/from the remote I/O stations.
 - (b) To ensure data communication with a CPU module on another station when two CPU modules perform operations using different scan times.
- (2) The processing of the COM instruction differs depending on the status (ON or OFF) of the special relay SM775.
 - SM775 is OFF: Performs both auto refresh and communication with external devices. *1 *2
 - SM775 is ON: Performs only communication with external devices.*1
 - *1: The following processing is performed in communication with external devices.
 - · Monitor processing of other stations
 - · Read processing by the serial communications module of the buffer memory of another intelligent function module
 - *2: The auto refresh includes the following processing:
 - Refresh of MELSECNET/10H
 - · CC-Link refresh
 - · Auto refresh of intelligent function modules
- (3) At the point of the execution of the COM instruction, the CPU module temporarily stops the processing of the sequence program, and performs the same operation as ordinary data processing as well as auto refresh of intelligent function modules (including link refreshes) at the END processing. However, the low speed cyclic refresh of MELSECNET/10 or MELSECNET/H is not performed.



- (4) The COM instruction can be used in a sequence program any number of times. Note, however, that the scan time of the sequence program will increase by the time taken for communication with external devices and auto refresh (including link refresh) of intelligent function modules.
- (5) Data communications using the COM instruction
 - (a) Example of data communications when COM instruction is not used




(b) Example of data communications when COM instruction has been used



1) When the COM instruction is used at the host station, it is possible to increase the number of data communication repetitions with the remote I/O station unconditionally, as shown in (b) above, and thus to speed up data communications.

- 2) In cases where the remote station scan time is longer than the scan time of the host station, the COM instruction used at the remote station side can avoid the occurrence of timing failure in which the data cannot be fetched, as shown in (a).
- 3) When the COM instruction has been used at the other station, a link refresh will be performed each time that station receives a command from the host station.
- (6) If the scan time from the linked station is longer than the sequence program scan time at the host station, designating the COM instruction at the host station will not increase the speed of data communications.





The programs in which the COM instruction cannot be used are shown below:

- · Low-speed execution type programs
- · Interrupt programs
- · Fixed scan execution type programs

Operation Error

(1) There is no operation error in the COM instruction.




- Basic model QCPU: The serial number (first five digits) is "04122" or later.
- High Performance model QCPU: The serial number (first five digits) is "04012" or later.
- Process CPU: The serial number (first five digits) is "07032" or later

7.6.10 com

Refer to Page 407, Section 7.6.9. for the COM instruction of the following CPU modules.

- · Basic model QCPU of serial No. 04121 or later
- · High Performance model QCPU of serial No. 04011 or later
- · Process CPU of serial No. 07031 or later



COM

- (1) The COM instruction is used to perform I/O refresh at any timing during execution of a sequence program.
- (2) The following processing can be performed with the COM instruction.

Processing item	QCPU	LCPU
I/O refresh	0	0
CC-Link refresh	0	0
CC-Link IE Controller Network refresh	0	×
CC-Link IE Field Network refresh	O*1	○ ^{*2}
MELSECNET/H refresh	0	×
Auto refresh of intelligent function modules	0	0
Auto refresh using QCPU standard area of multiple CPU system	0	×
Reading input/output data of all modules other than the multiple CPU system group	0	×
Auto refresh using the multiple CPU high speed transmission area of multiple CPU system	0	×
Communication with display unit	×	0
Service processing (communication with programming tool, GOT, or other external devices)	0	0

- *1: Products with the first 5 digits of the serial No. "12012" or higher are applicable.
- *2: Products with the first 5 digits of the serial No. "13012" or higher are applicable.



The following processing is also performed during service processing.

- Monitor processing of other station
- · Read of another intelligent function module buffer memory by the serial communication module
- (3) All the processing items except I/O refresh are performed when SM775 is turned OFF.
- (4) Selecting a processing item
 - (a) Select a processing item in SD778 and turn ON SM775.

The following table shows processing that can be specified in SD778 when SM775 is turned ON.


	QC	PU	LCPU		
Processing item	When SM775 is	When SM775 is	When SM775 is	When SM775 is	
	OFF	ON	OFF	ON	
I/O refresh	Not executed		Not executed	Whether to be	
CC-Link refresh			Executed	executed or not	
CO-LINK TEHESIT			Lxecuted	can be selected.	
CC-Link IE Controller Network refresh			-	-	
				Whether to be	
CC-Link IE Field Network refresh			Executed	executed or not	
				can be selected.	
MELSECNET/H refresh		Whether to be	-	-	
	Executed	executed or not		Whether to be	
Auto refresh of intelligent function modules	Lxecuted	can be selected.	Executed	executed or not	
				can be selected.	
Auto refresh using QCPU standard area of multiple CPU			_	_	
system			_	-	
Reading input/output data of all modules other than the			_	_	
multiple CPU system group			_	-	
Auto refresh using the multiple CPU high speed			_	_	
transmission area of multiple CPU system			_	-	
Communication with display unit	-	-		Whether to be	
Service processing (communication with programming		Whether to be	Executed	executed or not	
tool, GOT, or other external devices)	Executed	executed or not	LACCUIEU	can be selected.	
tool, GO1, or other external devices)		can be selected.		odii be selected.	

(b) Set an execution status for each processing in SD778.

Set an execution status for each bit of SD778 as shown below.

[QCPU]

Bit of SD778	Executed	Not Executed
b0 to b6	1	0
b15	0	1



Example

To make only the send/receive processing with the remote I/O station faster, designate MELSECNET/H refresh only.

(Set only b2 and b15 of SD778 to 1 (SD778: 8004_H).)




Refresh between the multiple CPUs by the COM instruction is performed under the following condition.

- Receiving operation from other CPUs: When b4 of SD778 (auto refresh in the CPU shared memory) is 1.
- Sending operation from host CPU: When b15 of SD778 (execution status of service processing) is 0.

[LCPU]

Bit of SD778	Executed	Not Executed
b0, b1, b3, b6, b14	1	0
b15	0	1




Example

To speed up processing of the display unit only, specify communication with the display unit only. (Write "1" to bits b14 and b15 of SD778 (SD778: $C000_H$).)

CCOM, CCOMP

(5) At the point of the execution of the COM instruction, the CPU module temporarily stops the processing of the sequence program, and performs specified processing.



- (6) The COM instruction can be used in a sequence program any number of times.
 However, note that the scan time of the sequence program will be lengthened by the time taken for the processing selected in SD778.
- (7) Only with the Universal model QCPU and LCPU, interruption is enabled during the execution of the COM instruction. However, note that the data can be separated if the refresh data is used by an interrupt program etc.
- (8) With the Built-in Ethernet port QCPU and LCPU, processing time may be increased if the service process was executed by the COM instruction while the built-in Ethernet ports are in Ethernet connection.



- 1. The programs in which the COM instruction cannot be used are shown below:
 - · Low-speed execution type programs
 - · Interrupt programs
 - · Fixed scan execution type programs
- 2. For the redundant CPU, there are restrictions on use of the COM instruction. Refer to the manual below for details.
 - · QnPRHCPU User's Manual (Redundant System)


Operation Error

(1) There is no operation error in the COM instruction.

7.6.11 ccom, ccomp



 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



Function

See Page 409, Section 7.6.10 for details about function.


Operation Error

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	When the CCOM(P) instruction was executed in the QnUD(H)CPU whose serial number (first five digits) is "10101" or earlier, an error	-	1	-		0	_
	occurs.						

Program Example

(1) Turning on M0 enables the program to execute the select refresh, while turning off M0 disables the program to execute the select refresh.





[List Mode]

Step	Instructio		Device		
0	LD	SM	1402		
1	MOV	Н8	004	SD778	
3	SET	SM	1775		
4	LD	M0			
5	CCOM				

7.6.12 IX, IXEND



S: Head number of the devices where index modification data is stored (BIN 16 bits)

Setting	Internal Devices		R, ZR	JO/O		U_\G_	Zn	Constants	Other
Data	Bit	Word	K, ZK	Bit	Word	O (O)		Conotanto	ou.ioi
S)	_					

Function

(1) Performs index modification on all devices in the ladder up to the IXEND instruction after the IX instruction, using the index modification value specified in the index modification table. Refer to Page 416, Section 7.6.13 for how to configure an index modification table.


The configuration of the index modification table and the corresponding index register numbers are as shown below:

	Device name	Index register number
S	Modification value of timer (T)	Z0
S + 1	Modification value of counter (C)	Z 1
S + 2	Modification value of input (X)	Z2
S + 3	Modification value of output (Y)	Z3
<u>S</u> + 4	Modification value of internal relay (M)	Z4
S + 5	Modification value of latch relay (L)	Z 5
<u>S</u>) + 6	Modification value of link relay (B)	Z6
S + 7	Modification value of edge relay (V)	Z 7

	Device name	Index register number	
S + 8	Modification value of data register (D)	Z8	
S + 9	Modification value of link register (W)	Z 9	
S + 10	Modification value of file register (R)	Z10	
<u>S</u> + 11	Modification value of buffer register I/O No. (U)	Z11	
S) + 12	Modification value of buffer register (G)	Z12	
S + 13	Modification value of link direct device network No. (J)	Z13	<u>}*1</u>
<u>S</u> + 14	Modification value of file register (ZR)	Z14	
S + 15	Modification value of pointer (P)	Z15	


^{*1:} When using a basic model QCPU, index registers with numbers from Z10 onward cannot be used.

(2) Index modification for device numbers is accomplished in the manner as below: By setting a modification value to each of the devices, the set modification values are added to the all device numbers of the devices used in the ladder between the IX and IXEND instructions. The program is executed using the index modified device numbers.



- (3) Instructions such as the PLS, PLF, and EEEEP instructions, which are executed only once when input conditions have been established, cannot be index modified by using the IX to IXEND instruction loop.
- (4) In cases where adding the modification value causes the device number to exceed the device range, accurate processing will not be conducted.
- (5) Do not execute the IX or IXEND instructions during online program changes of sequence programs (write during RUN). Accurate processing will not be conducted if this happens.
- (6) Modification values are preset for random word devices as BIN values, and the initial device number for which modification values have been set is designated by (s).
- (7) Do not execute a scan execution type program and an interrupt program simultaneously between the IX and IXEND instructions
- (8) Whether the program will be expanded or a user needs to create the program is depending on your GPP function software package.

The index register should be added to the index modification ladder established with the IX and IXEND instructions. *2



*2: The value of Zn is returned to the previous Zn value before the execution of the IX instruction after the IXEND instruction has been executed.



- 1. When using the IX and IXEND instructions in both a normal sequence program and an interrupt sequence program, establish the interlock to avoid simultaneous execution. The interlock assumes the area between the IX and IXEND instructions in the normal sequence program as DI, disabling the interruption.
- The IXDEV and IXSET instructions can be used to specify modification values. Refer to Page 416, Section 7.6.13 for details.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The IX and IXEND instructions are not used as a pair.						
4231	After the IX instruction was executed, the END, FEND, GOEND, or	0	0	0	0	0	0
	STOP instruction was executed prior to the IXEND instruction.						

Program Example

(1) The following program executes the same ladder 10 times, while changing device numbers.




[Operation]



7.6.13 IXDEV, IXSET





- ③ : Head number of the devices where index modification data is stored (pointer only) P⊞ (Pointer)
- (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	J⊜∖⊜		Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U\G	U;;\G;;	211	Constants	Р
S	_	-	_			_			0	
(D)						_				


Function

- (1) The IXDEV and IXSET instructions are used to configure an index modification table used in the IX and IXEND instructions.
- (2) The device offset value designated at the offset designation area is set at the index modification table designated by ①.
- (3) The value 0 will be entered if no designation is made.
- (4) Word devices are also indicated by contact (word device bit designation). Data register 10 (D10) is designated with D10.0.
 - (Any value from 0 to F can be used for the bit number.)
- (5) Designation is made according to the method described below. *1 (The symbol :: is where the offset value will be. The notation XX indicates random selection.)

Device	T	С	X	Y	M	L	V	В
Designation method	T	C	X□ 	Y□ — —	M_ 	L □		B□ — —
Device	D	W	R	U	U/G		J	ZR
Designation method	D□.XX ———	W□.XX — —	R□.XX — —	U 🗆 \ e	G□.XX —	*2 J□\B□ 		ZR □.XX
Device	Р							
Designation method	IXSET	S D	*3					

- *1: When using a basic model QCPU, the devices R, U/G, J, ZR and P cannot be used.
- *2: Devices following J [] \ designate B, W, X, or Y, and the offset value is also set in correspondence with this.
- *3: When using a basic model QCPU, specify a dummy device number. \bigcirc is P \bigcirc .
- (6) If two offsets for two identical types of device have been set in the offset designation area, the last value set will be valid.
- (7) The IXDEV and IXSET instructions should be treated as a pair.
- (8) Any value from 0 to 32767 is valid for ZR. (The offset value will be the remainder of the quotient of the designated device number divided by 32768.)

(9) The dummy contacts in the offset specifying part are valid for only LD and AND located within the range of the IXDEV-IXSET instructions. The IXDEV-IXSET instructions will not be executed if other instructions are described.




Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4231	The IXDEV and IXSET instructions are not used as a pair.	0	0	0	0	0	0

Program Example

(1) The following program changes the modification values for input (X), output (Y), data register (D) and pointer (P). When using a basic model QCPU, the devices R, U/G, J, ZR and P cannot be used.




*4: Refer to Page 413, Section 7.6.12 for index modification using the IX to IXEND instructions.

7.7 Data Table Operation Instructions

7.7.1 FIFW, FIFWP






- s : Data to be written into the table or the number of the device where the data is stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J@\@		U_\G_	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	O:; (O:)	-11	K, H	Other
S	0							0	_
D	_				-	_		_	_

Function

(1) Stores the 16-bit data designated by (§) in the data table designated by (D).

The number of data blocks stored in the table is stored at ①, and the data designated by ③ is stored in sequence from ②+1.



- (2) The first time the FIFW instruction is executed, any values designated by (10) device should be cleared.
- (3) The number of data blocks to be written in the data table and the data table range should be controlled by the user. [See Program Example (2)]


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The data table range exceeds the range of the corresponding device at						
4101	the execution of the FIFW instruction.	0	0		0	0	0

Program Example


(1) The following program stores the data at D0 to the data table following R0 when X10 is turned ON.




[Operation]



(2) The following program stores the data at X20 to X2F to data table of D38 to D44 table when X1B is turned ON, and, if there are more than 6 data blocks to be stored, turns Y60 ON and disables the FIFW instruction.



[Operation]



7.7.2 FIFR, FIFRP



Basic High

Process

Redundant Universal LCPU


- s : Head number of the devices where the data read from the table will be stored (BIN 16 bits)

Setting	Internal Devices		R, ZR	J 🗆 🗀		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O;;\O;;	211	Oonstants	Other
S	0)					_	_
(D))		-	_		_	_

Function

(1) Stores the oldest data (©+1) input to the table designated by © at the device designated by §.

After the execution of the FIFR instruction, the data in the table is all compressed up by one block.



(2) Users should attempt to avoid executing the FIFR instruction if the value stored at (D) is 0. [See Program Example (1)]


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The FIFR instruction was executed when the value of was 0.	0	0	0	0	0	0
4101	The data table range exceeded the range of the corresponding device at the execution of the FIFR instruction.	0	0	0	0	0	0

Program Example


(1) The following program stores the R1 data from the table R0 to R7 at D0 when X10 is turned ON.




[Operation]



(2) The following program stores the data at D0 in the data table D38 to D43, and, when the table stores 5 data, stores the data at D39 of the data table in R0, when X1C is turned ON.



7.7.3 FPOP, FPOPP




- S : Head number of the devices where the data read from the table will be stored (BIN 16 bits)
- $\ \, \bigcirc$ $\ \,$: Head number of the table (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J@/@		J@\@		J∷∖∷		U () (G ()	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U::\U::	211	Constants	Other				
S	0)					_	_				
(D)	_				_	_		_	_				

Function

(1) Stores the newest data input to the table designated by ① at the device designated by ③. After the execution of the FPOP instruction, the device storing the data read by the FPOP instruction is reset to 0.



(2) Perform interlock to avoid executing the FPOP instruction when the value stored at ① is 0. [See Program Example (1)]


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The FPOP instruction was executed when the value of was 0.	0	0	0	0	0	0
4101	The data table range exceeded the range of the corresponding device at the execution of the FPOP instruction.	0	0	0	0	0	0

Program Example


(1) The following program stores the data stored last in the data table R0 to R7 at D0 when X10 is turned ON.




[Operation]



(2) The following program stores the data at D0 in the data table D38 to D43 when X1C is turned ON, and when the number of data stores in the table reaches 5, turns X1D ON, and stores the data stored last in the data table to R0.




[Operation]



7.7.4 FDEL, FDELP, FINS, FINSP






- (§) : Head number of the devices where data to be inserted is stored (BIN 16 bits)
 Head number of the devices where the data to be deleted will be stored (BIN 16 bits)
- n : Location on the table where data is inserted/deleted (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J∭	DVED	U_\G	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O (O)		K, H	Other
S	0)					-	_
(D)	_							_	
n	0)	0				0	

Function

FDEL


(1) Deletes the nth block of data from the data table designated by ①, and stores it at the device designated by ③. After the execution of the FDEL instruction, the data in the table following the deleted block is compressed forward by one block.



FINS

(1) Inserts the 16-bit data designated by (§) at the nth block of the data table designated by (D).

After the execution of the FINS instruction, the data in the table following the inserted block is all dropped one position.




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The FDEL or FINS instruction was executed when n = 0.						
1100	The FDEL instruction was executed when the value of was 0.				O	0	
	The Nth position from is larger than the number of data storage at the execution of the FDEL instruction.						
4101	The Nth position from ① is larger than the "number of data storage + 1" at the execution of the FINS instruction. The value of n in the case of the FDEL, FINS instruction exceeds the	0	0	0	0	0	0
	device range of the table ①. The data table range exceededs the range of the corresponding device at execution of the FDEL or FINS instruction.						

Program Example


(1) The following program deletes the second data from the table R0 to R7 and stores the deleted data at D0 when X10 is turned ON.




[Operation]



(2) The following program inserts the data at D0 into the third position at the table R0 to R7 when X10 is turned ON.




[Operation]



7.8 Buffer memory access instruction

7.8.1 FROM, FROMP, DFRO, DFROP





- n1 : Head I/O number of an intelligent function module (BIN 16 bits) *1
- n2 : Head address of the buffer memory where data to be read is stored (BIN 16 bits)
- (BIN 16/32 bits)
- n3 : Number of data blocks to be read (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J	NO	U:::\G:::	Zn	Constants	Other
Data	Bit	Word	Ν, ΔΝ	Bit	Word	U;;\G;;	ZII	K, H	U
n1		0				0			
n2		0			_				
(D)		0				_			_
n3		0		0					_

^{*1:} Specified with the upper three digits when the head I/O number is expressed in 4 hexadecimal digits.

Function


FROM

(1) Reads the data in n3 words from the buffer memory address designated by n2 of the intelligent function module designated by n1, and stores the data into the area starting from the device designated by ①.



DFRO

(1) Reads the data in (n3 × 2) words from the buffer memory address designated by n2 of the the intelligent function module designated by n1, and stores the data into the area starting from the device designated by ©.



Point P

Data read from intelligent function modules is also possible with the use of an intelligent function module device. For the intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
1402	An error has been detected in an intelligent function module at the execution of the instruction.	0	0	0	0	0	0
1412	There has been no exchange of signals with an intelligent function module at the execution of the instruction.	0	0	0	0	0	0
2110	The I/O number specified in n1 is not for the intelligent function module.	0	0	0	0	0	0
4101	The range of n3 points ($2 \times n3$ points for the DFRO) from the device specified in $\textcircled{0}$ exceeds the specified device range. The address specified in n2 is outside the buffer memory range.	0	0	0	0	0	0

Program Example

(1) The following program reads CH1 digital output value of the Q68ADV at I/O numbers 040 to 04F to D0 when X0 is turned on (reads data by one word from the buffer memory address 11).




(2) The following program reads the current feed value of axis 1 of the QD75P4 at I/O numbers 040 to 05F to D0 and D1 when X0 is turned on (reads data by two words from the buffer memory address 800).




Remark

1. The value of n1 is specified by the upper 3 digits of hexadecimal 4 digits which represent the head I/O number of an intelligent function module.

QCPU




LCPU



2. QCPU and LCPU establishe the automatic interlock of the FROM/DFRO instructions.

7.8.2 TO, TOP, DTO, DTOP





- n1 : Head I/O number of an intelligent function module (BIN 16 bits) *1
- n2 : Head address of the area where data is written (BIN 16 bits)
- Data to be written or head number of the devices where the data to be written is stored (BIN 16/32 bits)
- n3 : Number of data blocks to be written (BIN 16 bits)


Setting	Internal Devices		R, ZR	J⊜∖⊜		U_\G_] Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U::\U::	211	K, H	U
n1		0			0				0
n2		0		0				0	1
S		0			_			0	
n3		0			0			0	

^{*1:} Specified with the upper three digits when the head I/O number is expressed in 4 hexadecimal digits.


Function

TO

Writes the data stored in n3 points starting from the device designated by (§) into the area starting from buffer memory address designated by n2 of the intelligent function module designated by n1.




When a constant is designated to s, writes the same data (value designated to s) to the area of n3 words starting from the specified buffer memory. (s can be designated in the following range: -32768 to 32767 or 0_H to FFFF_H.)




DTO

Writes the data stored in $n3 \times 2$ points starting from the device designated by \$ into the area starting from buffer memory address designated by n2 of the intelligent function module designated by n1.



When a constant is designated to s, writes the same data (value designated to s) to the area of n3 \times 2 words starting from the specified buffer memory. (s can be designated in the following range: -2147483648 to 2147483647 or 0_H to FFFFFFF_H.)



Point P

Data write to intelligent function modules is also possible with the use of an intelligent function module device. For the intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
1402	An error has been detected in an intelligent function module at the execution of the instruction.	0	0	0	0	0	0
1412	There has been no exchange of signals with an intelligent function module at the execution of the instruction.	0	0	0	0	0	0
2110	The I/O number specified in n1 is not for the intelligent function module.	0	0	0	0	0	0
4101	The range of n3 points (2 \times n3 points for the DTO) from the device specified in $\$$ exceeds the specified device range.	0	0	0	0	0	0

Program Example

(1) The following program sets "A/D conversion disabled" to the CH1 and CH2 of the Q68ADV at I/O numbers 040 to 04F when X0 is turned on (writes "3" to the buffer memory address 0).




(2) The following program zeroes the positioning address/movement amount of axis 1 of the QD75P4 at I/O numbers 040 to 05F when X0 is turned on (writes 0 to the buffer memory addresses 2006 and 2007).






1. The value of n1 is specified by the upper 3 digits of hexadecimal 4 digits which represent the head I/O number of an intelligent function module.

QCPU



LCPU




→ Specify K6 or H6 as the head I/O number to be written.

2. QCPU and LCPU establishe the automatic interlock of the TO/DTO instructions.

7.9 Display instructions

7.9.1 PR





- s : ASCII code or head number of the devices where the ASCII code is stored (character string)
- ① : Head number of the output module to which the ASCII code will be output (bits)

Setting	Internal	Devices	R, ZR	J__		U_\G	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	0::10::		\$	
S			<u>*</u> 1		_		0	0	_
0	(Only Y)	_	_		_		0	_	_

^{*1:} Local devices and the file registers set for individual programs cannot be used.


Function

(1) Outputs ASCII code stored in the device specified by (§) or ASCII code stored in the area startings from the device number to an output module specified by (D).

The number of characters output differs according to the ON/OFF status of SM701 (number of output characters selection).


(a) If SM701 is ON, characters 8 points (16 characters) from the device designated by (s) will be the target of the operation.

Device where ASCII code is stored



(b) If SM701 is OFF, everything from the device designated by (s) to the 00_H code will be the target of the operation.


Device where ASCII code is stored



- (2) The number of points used by the output module is 10 points from the Y address designated by (b).
- (3) Output signals from the output module are transmitted at the rate of 30 ms per character.

For this reason, the time required to the completion of the transmission of the designated number of characters (n) will be $30 \text{ ms} \times \text{n}$ (ms).

At 10 ms interrupt intervals, the PR instruction executes data output, strobe signal ON, and strobe signal OFF. The other instructions are executed continuously during a period between the above processings.



- (4) In addition to the ASCII code, the output module also outputs a strobe signal (10 ms ON, 20 ms OFF) from the ① + 8 device.
- (5) Following the execution of the PR instruction, the PR instruction execution flag (① + 9 device) remains ON until the completion of the transmission of the designated number of characters.
- (6) The PR and PRC instructions can be used multiple times, but it is preferable to establish an interlock with the PR instruction execution flag (① + 9 device) so that they will not be ON simultaneously.
- (7) If the contents of the device in which ASCII codes are stored changes during the ASCII code output, the modified data after change will be output.

Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	When SM701 is OFF, there is no $00_{\mbox{\scriptsize H}}$ code within the device range specified in §.	1	0	0	_	-	-

Program Example

(1) The following program converts the string "ABCDEFGHIJKLMNOP" to ASCII code when X0 is turned ON and stores it from D0 to D7, and then outputs the ASCII code at D0 to D7 to Y14 to Y1D when X3 is turned ON.


[Ladder Mode]




[List Mode]

Step	Instruction	Device	
0 1 8 15 17 18	LD \$MOV \$MOV MOVP LD PR END	XO "ABCDEFGH" "IJKLMNOP" KO D8 X3 D0 Y14	D0 D4


[Timing Chart]





7.9.2 PRC






- © : Head number of the device which prints the comment (Device name)
- (bits) : Head number of the output module which outputs the comment (bits)

Setting	Internal	Internal Devices		JO/O		U::\G::	Zn	Constants	Other
Data	Bit	Word	R, ZR	Bit	Word	U:;\G:;	211	Constants	P, I, J, U
S	0)	0			_	_	0
D	(Only Y)	_	_					_	_


Function

- (1) Outputs comment (ASCII code) at device designated by (S) to output module designated by (D).
 - The number of characters output differs according to the ON/OFF status of SM701.
 - · When SM701 is OFF: Comment is 32 characters
 - When SM701 is ON: Comment is the upper 16 characters

The number of points used by the output module is 10 points from the Y address designated by (i).




[Timing Chart]



(2) Output signals from the output module are transmitted at the rate of 30 ms per character.

For this reason, the time required to the completion of the transmission of the designated number of characters will be 30 ms \times n (ms).

At 10ms interrupt intervals, the PRC instruction executes data output, strobe signal ON, and strobe signal OFF. The other instructions are executed continuously during a period between the above processings.



- (3) In addition to the ASCII code, the output module also outputs a strobe signal (10 ms ON, 20 ms OFF) from the ① + 8 device.
- (4) Following the execution of the PRC instruction, the PRC instruction execution flag (D + 9 device) remains ON until the completion of the transmission of the designated number of characters.
- (5) The PRC instruction can be used multiple times, but it is preferable to establish an interlock with the PRC instruction execution flag (① + 9 device) so that they will not be ON simultaneously.
- (6) If no comments have been registered at the device designated by (s), processing will not be performed.
- (7) When a comment is read, SM720 turns ON for one scan after the instruction is completed. SM721 turns ON during the execution of the instruction.

The PRC instruction cannot be executed while SM721 is ON. If the attempt is made, no processing is performed.



- 1. For device comments used with the PRC instruction, use comment files stored in the standard ROM or memory card. Comment files stored in the program memory cannot be used.
- 2. The comment file used by the PRC instruction is set at the "PLC File Setting" option in the PLC parameter dialog box. If no comment file has been set for use by the PLC file setting, it will not be possible to output device comments with the PRC instruction.
- 3. Do not execute the PRC instruction during an interrupt program. Otherwise, malfunction may occur.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The PRC instruction is executed while a comment is written during RUN.	1	0	0	_	_	_

Program Example

(1) Program which outputs the comment of Y60 to Y30 to Y39 when X0 is turned ON.



Command

7.9.3 LEDR

LEDR





Function

Resets the self-diagnosis error display so that annunciator display or operation can be continued.

With one execution of this instruction, either error display or annunciator is reset.

- (1) Operation when self-diagnosis error is generated
 - (a) If the self-diagnosis error is one which allows continued operation.

If the self-diagnosis error being displayed is one that will allow continued operation of the CPU module, the "ERROR/ERR." LED or error indication is reset. It will be necessary to reset SM0, SM1, and SD0 at the user program, because they are not reset automatically.

Since the cause of the error displayed at this time has a higher priority over annunciator, no action for resetting the annunciator is taken.

(b) When a battery error is generated.


If the LEDR instruction is executed after the battery has been replaced, the "BAT. ARM/ BAT." LED at the front of the CPU module and the error display will be reset.

SM51 is also turned OFF at this time.

- (2) Operations when an annunciator (F) is ON.
 - (a) When the CPU module has no LED display

The following operations will be conducted when the LEDR instruction is executed:


- 1) "USER" LED flickers, and is turned OFF
- 2) The annunciators (F) stored in SD62 and SD64 are reset, and the F numbers for SD65 to SD79 are moved up.
- 3) The data newly stored at SD64 is transmitted to SD62.
- 4) The data at SD63 is decremented by -1. However, if SD63 is 0, it remains 0.



(b) For CPUs with an LED display at the front

The following operations will be conducted when the LEDR instruction is executed:

- 1) The F number being displayed at the front of the CPU module will be reset.
- 2) "USER" LED flickers, and is turned off.
- 3) The annunciators (F) stored in SD62 and SD64 are reset, and the F numbers for SD65 to SD79 are compressed forwards.
- 4) The data newly stored at SD64 is transmitted to SD62.
- 5) The data at SD63 is decremented by -1. However, if SD63 is 0, it remains 0.
- 6) The F number being stored at SD62 is displayed at the LED display. However, if the value of SD63 is 0, nothing will be displayed.



Remark

1. The defaults for the error item numbers set in special registers SD207 to SD209 and order of priority are given in the table below:


Priority	Factor number (Hexadecimal)	Meaning	Remarks
		AC DOWN	Power supply cut
1	1	SINGLE PS.DOWN	Redundant base unit power supply voltage drop (QCPU only)
		SINGLE PS.ERROR	Redundant power supply module fault (QCPU only)
		UNIT VERIFY ERR.	I/O module verify error (QCPU only)
		FUSE BREAK OFF	Blown fuse (QCPU only)
2	2	SP. UNIT ERROR	Special function module verify error (QCPU only)
		SP. UNIT DOWN	Intelligent function module verification error
			Intelligent function module error (LCPU only)
		OPERATION ERROR	[Operation Errors]
		LINK PARA.ERROR	Link parameter error (QCPU only)
3	3	SFCP OPE. ERROR	SFC instruction operation error (QCPU only)
		SFCP EXE. ERROR	SFC program execution error (QCPU only)
		REMOTE PASS.FAIL	Remote password error (LCPU only)
		SNTP OPE.ERROR	SNTP error (LCPU only)
		ICM.OPE ERROR	Memory card operation error
		FILE OPE. ERROR	File access error
		EXTEND INST. ERROR OPE. MODE DIFF.	Extend instruction error (QCPU only)
4	4	CAN'T EXE.MODE	Operation status, switch mismatch (QCPU only) Current mode-time function execution disabled (QCPU only)
4	4	TRK.TRANS.ERR.	Tracking data transmission error (QCPU only)
		TRK. TRANS.ERR.	Tracking data transmission error (QCPU only) Tracking capacity excess error (QCPU only)
		TRK.DISCONNECT	Tracking captacity excess error (Qor o city) Tracking capte not connected, failure (QCPU only)
		FLASH ROM ERROR	Flash ROM access count exceeded error (LCPU only)
		TEXOTTOWN ETATOR	Constant scan setting time over error
5	5	PRG.TIME OVER	Low speed execution monitoring tome over error (QCPU only)
6	6	CHK instruction	——————————————————————————————————————
7	7	Annunciators	_
8	8	LED instruction	_
9	9	BATTERY ERR.	_
10	Α	Clock data	_
		CAN'T SWITCH	System switching error (QCPU only)
11	В	STANDBY SYS.DOWN	Standby system not started/stop error (QCPU only)
		MEM.COPY EXE.	Memory copy function executed (QCPU only)
12	С	DISPLAY ERROR	Display unit error (LCPU only)

^{2.} If the highest priority is given to the annunciator, it can be reset with priority by the LEDR instruction. (Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU)

7.10 Debugging and failure diagnosis instructions

7.10.1 CHKST, CHK






Function

CHKST

(1) The CHKST instruction is the instruction that starts the CHK instruction.
If the command for the CHKST instruction is OFF, execution jumps from the CHK instruction to the next instruction.
If the command for the CHKST instruction is ON, the CHK instruction is executed.




CHK


- (1) The CHK instruction is the instruction used for the bidirectional operation as shown on the following page to confirm the nature of the system failure.
 - (a) When the CHK instruction is executed, a failure diagnosis check is conducted with the designated check conditions, and if a failure is detected, SM80 is turned ON, and the failure number is stored at SD80 as a BCD value.

 The error code "9010" will be returned if a failure is detected.


The contact number where the failure was discovered is stored at the upper 3 digits of SD80 (see Page 442, Section 7.10.1 (3)), and the coil number where the failure was detected (see Page 442, Section 7.10.1 (2)) is stored at the lower 1 digit of SD80.



(b) The contact instruction prior to the CHK instruction does not control the execution of the CHK instruction, but rather sets the check conditions.



(c) A ladder such as the one shown below can be created to perform a cycle time over check for the system shown above:




- (d) The following points should be taken into consideration when creating a ladder for use with the CHK instruction:
 - 1) The contact numbers for the advance edge detection sensor and the retract edge detection sensor (X ;) must always be continuous. Further, the contact number (X ;) for the advance edge detection sensor should be lower than that for the retract edge.
 - 2) Controls for the advance edge detection sensor contact number (X□) and output with the identical number (Y□)*1 are as follows:

When advance operation is in progress.....turn ON When retract operation is in progress......turn OFF

*1: Output (Y 🖂) is treated as an internal relay, and cannot be output to an external device.

(2) Depending on the designated contact, the CHK instruction undergoes processing identical to that shown for the ladder below:



(3) Numbers 1 to 150 from the vertical bus on the left side have been allocated as contact numbers during failure detection.

- (4) Reset SM80 and SD80 prior to forcing the execution of the CHK instruction.
 - After the execution of the CHK instruction, it cannot be performed once again until SM80 and SD80 have been reset. (The contents of SM80 and SD80 will be preserved until reset by user.)
- (5) A CHKST instruction must be placed before the CHK instruction.
 - An error will be returned if an instruction other than the LD, LDI, AND or ANI instruction is used between the CHK instruction and the CHKST instruction.

(Error code: 4235)


- (6) The CHK instruction can be written at any step of the program.
 - However, there is a limit in the number of uses of the CHK instruction.
 - · Can be used up to two places in all program files being executed.
 - · Can be used only one place in a single program file.

An error will be returned if the CHK instruction is used exceeding the number of uses specified above.

(Error code: 4235)

- (7) Place LD and AND instructions prior to the CHK instruction to establish a check condition.
 - Check conditions cannot be set using other contact instructions.
 - If a check condition has been set with LDI or ANI, the processing for the check condition they specify will not be conducted.

However, contact numbers during failure detection can also be allocated to the LDI and ANI instructions.



- (8) The failure detection method differs according to whether SM710 is ON or OFF.
 - (a) If SM710 is OFF, checks will be conducted of coil numbers 1 to 6 for each contact successively. When the CHK instruction is executed, checks will be in order from coil No. 1 of contact No. 1, through coil No. 6, then move on to contact No. 2 and check the coils in order from No. 1.
 - The CHK instruction will be completed when coil No. 6 from contact No. n has been checked.
 - (b) If SM710 is ON, checks will be conducted of contact numbers 1 through n, in coil number order. When the CHK instruction is executed, checks will begin with the ladder for coil No. 1, in order from contact No. 1 until contact No. n, then move on to the coil No. 2 ladder and begin from contact No. 1.
 - The CHK instruction will be completed when a check has been made through contact No. n of coil No. 6.
- (9) If more than one failure is detected, the number of the first failure detected will be stored. Failure numbers detected after this will be ignored.
- (10) The CHK instruction cannot be used by a low speed execution type program.

 If a low speed execution type program has been set in a program file containing the CHK instruction, an operation error will be returned, and the CPU module operation will be suspended.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4235	There is a parallel ladder. There is an NOP instruction. There are more than 150 contact instructions. A CHK instruction is not executed after the CHKST instruction. The CHK instruction is executed when no CHKST instruction has been executed. The CHKST and CHK instruction are used in a low speed execution type program. There is an instruction other than the LD, LDI, AND or ANI instruction between the CHK instruction and the CHKST instruction. The CHK instruction is used on three or more points in all of the program files being executed. The CHK instruction is used on two more points a single program file.	_	0	0	0	l	_

7.10.2 CHKCIR, CHKEND



1 When the GX Developer is used (High Performance model QCPU/Process CPU/Redundant CPU)



Function

CHKCIR, CHKEND

- (1) The check ladder pattern that will be used in the CHK instruction can be updated to any format desired.

 The actual failure checks are conducted with the CHKST and CHK instructions.
- (2) Failure checks are conducted according to the check conditions designated by the CHK instruction and the ladder pattern described between the CHKCIR and CHKEND instructions.

Point /

To change the check format of the CHK instruction using the CHKCIR to CHKEND instructions, the user should create a ladder with index modification (Z0).


(a) The device numbers indicated at check conditions (X2 and X8 in the figure below) will assume index modification values for the individual device numbers (with the exception of annunciators (F)) described in the ladder patterns.

Example X10 in the in the figure below would be as follows:


When corresponding to check condition X2 Processing performed by.....X12 When corresponding to check condition X8 Processing performed by.....X18

However, the order in which failure detection is executed differs depending on whether SM710 is ON or OFF.

1) If SM710 is OFF, checks will be conducted of coil numbers 1 through the end for each contact successively. [Ladder designated by CHKCIR to CHKEND] [Order of check by CPU module]



2) If SM710 is ON, checks will be conducted of contact numbers 1 through the end, in coil number order. [Ladder designated by CHKCIR to CHKEND] [Order of check by CPU module]



- (b) Failure checks check the ON/OFF status of OUT F by using the ladder pattern in the various check conditions.

 In all check conditions, SM80 will be turned ON if even one of the OUT F is oN in a ladder pattern.
 - Further, the error numbers (contact numbers and coil numbers) corresponding to the OUT F [] which were found to be ON will be stored from SD80 in BCD order.
- (c) The instructions that can be used in ladder patterns are as follows:

 Contacts.....LD, LDI, AND, ANI, OR, ORI, ANB, ORB, MPS, MPP, MRD, and comparative operation instructions


 Coil.....OUT F
- (d) The following devices can be used for ladder pattern contacts: Input (X), Output (Y)
- (e) Only annunciators (F) can be used in ladder pattern coils.However, since annunciators (F) are used as a dummy, any value can be set for an annunciator (F).Further, they can overlap with no difficulties.
- (f) ON/OFF controls can be performed without error if an annunciator (F) used during the execution of the CHK instruction has the same number as an annunciator (F) used in some other context than the CHK instruction. They will be treated differently during the CHK instruction than they are in the different context.

CHKCIR, CHKEND

- (g) The annunciators (F) used in the CHK instruction do not actually turn ON/OFF. Even when they are monitored from an external device, the ON/OFF status cannot be checked.
- (h) A ladder pattern can be created up to 256 steps.

Further, OUT F can use up to 9 coils.

(3) Coil numbers for ladders designated with the CHKCIR through CHKEND instructions are allocated coil numbers from 1 to 9, from top to bottom.



- (4) The CHKCIR and CHKEND instructions can be written at any step in the program desired.
 It can be used in up to two locations in all program files being executed.
 However, the CHKCIR and CHKEND instructions cannot be used in more than 1 location in a single program file.
- (5) The CHKCIR and CHKEND instructions cannot be used in low speed execution type programs.

 If a program file in which the CHKCIR or CHKEND instruction is described is set as a low speed execution type program, an operation error will occur, and the High Performance model QCPU/Process CPU/Redundant CPU operation will be suspended.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4230	The CHKEND instruction is not executed after the CHKCIR instruction. The CHKEND instruction is executed when no CHKCIR instruction has		0	0	0		
1200	been executed.)				
4235	The CHKCIR or CHKEND instruction appears three or more times in all program files. The CHKCIR or CHKEND instruction appears two or more times in a single program file. The CHKST and CHK instruction are used in a low speed execution type program. There are 10 or more F instances in a ladder pattern. The ladder pattern has 257 or more steps. The device has been encountered which cannot be used in a ladder pattern. Index modification has been conducted on the ladder pattern device.		0	0	0		

7.11 Character string processing instructions

7.11.1 BINDA, BINDAP, DBINDA, DBINDAP



	indicates an instruction symbol of BINDA/DBINDA.
BINDA, DBINDA	
BINDAP, DBINDAP Command	P S D


- S : BIN data to be converted to ASCII (BIN 16/32 bits)
- : Head number of the devices where the conversion result will be stored (character string)

Setting	Internal	Devices	R, ZR	J∷	INEE	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O;;\G;;	211	K, H	Other
S	0)			0			_
D	_)			_			_


Function

BINDA

(1) Converts the individual digit numbers of decimal notation of the BIN 16-bit data designated by (§) into ASCII codes, and stores the results into the area starting from the device designated by (£).



For example, if -12345 has been designated at (S), the following will be stored from (D) onward:



- (2) The BIN data designated at (S) can be in the range from -32768 to 32767.
- (3) The operation results stored at ① are as follows:
 - (a) The sign "20_H" will be stored if the BIN data is positive, and the sign "2D_H" will be stored if it is negative.
 - (b) The sign "20_H" will be stored for the leading zeros of effective digits. (Zero suppression is conducted.)

0 0 3 2 5

Number of significant digits
20u is set


(c) The storage of data at devices specified by ①+3 differs depending on the ON/OFF status of SM701 (output number of characters conversion signal).

When SM701 is OFF.....Stores "0"


When SM701 is ONDoes not change

DBINDA

(1) Converts the individual digit numbers of decimal notation of the BIN 32-bit data designated by (§) into ASCII codes, and stores the results into the area starting from the device designated by (D).



For example, if the value -12345678 has been designated by (S), the following would be stored into the area starting from (D):



- (2) BIN data designated by S can be between -2147483648 to 2147483647.
- (3) The operations results stored at ① will be stored in the following way:
 - (a) The sign "20_H" will be stored if the BIN data is positive, and the sign "2D_H" will be stored if it is negative.
 - (b) The sign "20_H" will be stored for the leading zeros of effective digits. (Zero suppression is conducted.)

20_H Number of significant digits

(c) The data stored at the upper 8 bits of the device designated by ①+5 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF.....Stores "0"

When SM701 is ON..... Stores "20H"


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the device specified in (b) exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example


(1) The following example program uses the PR instruction to output the 16-bit BIN data W0 value by decimal to Y40 to Y48 as ASCII.




[Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, the PR instruction will output ASCII code until 00_H is encountered.




(2) The following program uses the PR instruction to output the decimal value of the 32-bit BIN data at W10 and W11 in ASCII code to Y40 to Y48.



[Operation]


Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, the PR instruction will output ASCII code until 00_H is encountered.



Command

7.11.2 BINHA, BINHAP, DBINHA, DBINHAP



Р

(s) : BIN data to be converted to ASCII (BIN 16/32 bits)

BINHAP, DBINHAP_

BINHA, DBINHA


(character string)

Setting	Internal	Devices	R, ZR	J@/@		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U:!\U:!	211	K, H	Other
S	0)			0			_
(D)	_)			_			_


Function

BINHA

(1) Converts the individual digit numbers of hexadecimal notation of the BIN 16-bit data designated by (§) into ASCII codes, and stores the results into the area starting from the device designated by (D).



For example, if 02A6_H has been designated by (s), it will be stored as follows:(D)




- (2) The BIN data designated by © can be in the range from 0_H to FFFF_H.
- (3) The operation results stored at ① are processed as 4-digit hexadecimal values.

 For this reason, zeros which are significant digits on the left side of the value are processed as "0". (No zero suppression is conducted.)
- (4) The data to be stored at the device designated by ①+2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).


When SM701 is OFF.....Stores "0" When SM701 is ON.....Does not change

DBINHA

(1) Converts the individual digit numbers of hexadecimal notation of the BIN 32-bit data designated by (s) into ASCII codes, and stores the results into the area starting from the device designated by (D).



For example, if the value $03AC625E_H$ has been designated by s, it would be stored following b in the following manner:



- (2) The BIN data designated by \circledcirc can be in the range from 0_H to FFFFFFFH.
- (4) The data to be stored at the device designated by ①+2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF.....Stores "0"

When SM701 is ON.....Does not change


Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Erro	Error details The range of the device specified in ① exceeds the range of the		QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the device specified in ① exceeds the range of the corresponding device.		_	_	_	0	0

Program Example

(1) The following program uses the PR instruction to output the hexadecimal value of the 16-bit BIN data at W0 in ASCII code to Y40 to Y48.







[Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, The PR instruction will output ASCII code until $00_{\rm H}$ is encountered.



(2) The following program uses the PR instruction to output the hexadecimal value of the 32-bit BIN data at W10 and W11 to Y40 to Y48.



[Operation]


Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, The PR instruction will output ASCII code until $00_{\rm H}$ is encountered.



7.11.3 BCDDA, BCDDAP, DBCDDAP






- © : BCD data to be converted to ASCII (BCD 4 digits/8 digits)
- (character string)

Setting	Internal Devices		R, ZR	J∷	NED	U::\G::	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U:;\G:;		K, H	Other
S	0					_			
0)		-				


Function

BCDDA

(1) Converts the individual digit numbers of hexadecimal notation of the BCD 4-digit data designated by (§) into ASCII codes, and stores the results into the area starting from the device designated by (§).



For example, when "9105" is designated for (S), the results of the operation are stored into the area starting from (D) in the following manner:



- (2) The BCD data designated by (S) can be in the range of from 0 to 9999.
- (3) The results of calculation stored in the device ①. All zeros on the left side of the "Number of significant digits" are zero-suppressed.


(4) The data to be stored at the device designated by ①+2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF.....Stores "0"


When SM701 is ON.....Does not change

DBCDDA


(1) Converts the individual digit numbers of hexadecimal notation of the BCD 8-digit data designated by (S) into ASCII codes, and stores the results into the area starting from the device designated by (D).



For example, if the value 01234056 is designated by (\$\sigma\$), the operation result would be stored following (\$\sigma\$) in the following manner:



- (2) The BCD data designated by (S) can be in the range of 0 to 999999999.
- (3) The results of calculation stored in the device ①. All zeros on the left side of the "Number of significant digits" are zero-suppressed.



(4) The data to be stored at the device designated by ①+4 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF.....Stores "0"

When SM701 is ON.....Does not change


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	During the operation of the BCDDA instruction, the data of § is other than 0 to 9999. During the operation of the DBCDDA instruction, the data of § is other than 0 to 99999999.	_	0	0	0	0	0
4101	The range of the device specified in ① exceeds the range of the corresponding device.	1		1	_	0	0

Program Example


(1) The following program uses the PR instruction to convert BCD 4-digit data (the value at W0) to decimal, and outputs it in ASCII format to Y40 to Y48.




[Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, The PR instruction will output ASCII code until 00_H is encountered.



(2) The following program uses the PR instruction to convert BCD 8-digit data (the values at W10 and W11) to decimal, and outputs it in ASCII format to Y40 to 48.



[Operation]


Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, The PR instruction will output ASCII code until $00_{\rm H}$ is encountered.



7.11.4 DABIN, DABINP, DDABIN, DDABINP





- s : ASCII data to be converted to BIN value or head number of the devices where the ASCII data is stored (character string)
- (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J@\@		JONO		J@\@		HE/GE	HO/GO	HUJ/GU	U () (G ()	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U::\U::	211	\$	Other							
S	_)		-	0	_									
D	0)	0			_	_								

Function

DABIN

(1) Converts decimal ASCII data stored into the area starting from the device number designated by (§) into BIN 16-bit data, and stores it in the device number designated by (D).



For example, if the ASCII code "-25108_H" is specified for the area starting from (s), the conversion result is stored at (D) as shown below:



- (2) The ASCII data designated by from (\$\sigma\$) to (\$\sigma\$+2 can be in the range of from -32768 to 32767
- (3) The sign " 20_H " will be stored if the BIN data is positive, and the sign " $2D_H$ " will be stored if it is negative. (If other than " 20_H " and " $2D_H$ " is set, it will be processed as positive data.)
- (4) ASCII code can be set for each position within the range from " 30_H " to " 39_H ".
- (5) If the ASCII code set for individual positions is " 20_H " or " 00_H ," it will be processed as " 30_H ".

DDABIN

(1) Converts decimal ASCII data stored into the area starting from the device number designated by (§) into BIN 32-bit data, and stores it in the device number designated by (D).



DABIN, DABINP, DDABIN, DDABINP

For example, if the ASCII code of -1234543210 $_{\rm H}$ is designated for the area starting from ${}^{\odot}$, the operation result would be stored at ${}^{\odot}$ +1 and ${}^{\odot}$ in the following manner:

b	15b8	b7b	0
S	31н (1)	2Dн ()	
S +1	33н (3)	32н (2)	(D)+1 (D)
S +2	35н (5)	34н (4)	-12345 4 3 2 1 0
S +3	33н (3)	34н (4)	12040 4 02 10
S +4	31н (1)	32н (2)	
S +5		30н (0)	

- (2) The ASCII data designated by \odot to \odot +5 can be in the range of from -2147483648 to 2147483647.
 - Further, data stored at the upper bytes of \$\infty\$+5 will be ignored.
- (3) The sign " 20_H " will be stored if the BIN data is positive, and the sign " $2D_H$ " will be stored if it is negative. (If other than " 20_H " and " $2D_H$ " is set, it will be processed as positive data.)
- (4) ASCII code can be set for each position within the range from " 30_H " to " 39_H ".
- (5) If the ASCII code set for individual positions is " 20_H " or " 00_H ," it will be processed as " 30_H ".


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The ASCII codes specified in \S to \S +5 other than "30 _H " to "39 _H ", "20 _H ", or "00 _H ".						
4100	The ASCII data specified in ⑤ to ⑥ +5 is outside the following ranges: When the DABIN instruction is used32768 to 32767 When the DDABIN instruction is used2147483648 to 2147483647		0	0	0	0	0
4101	The device specified in § exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example


(1) The following program converts the decimal, 5-digit ASCII data and sign set at D20 through D22 to BIN values, and stores the result at D0.



(2) The following program converts the decimal, 10-digit ASCII data and sign set at D20 through D25 to BIN values and stores the result at D10 and D11.




[Operation]



7.11.5 HABIN, HABINP, DHABIN, DHABINP






- S : ASCII data to be converted to BIN value or head number of the devices where the ASCII data is stored (character string)
- ① : Head number of the devices where the conversion result will be stored (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	J	NO	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0:	_,,	\$	Other
S)		_	0	_		
(D)	0							_	

Function

HABIN

(1) Converts hexadecimal ASCII data stored in the area starting from the device number designated by (S) into BIN 16-bit data, and stores it in the device number designated by (D).



For example, if the ASCII code of $5A8D_H$ is designated for the area starting from s, the operation result would be stored at p in the following manner:




- (2) The ASCII data designated by (§) to (§)+1 can be in the range of from 0000_H to FFFF_H.
- (3) The ASCII codes can be in the range of " $30_{\rm H}$ " to " $39_{\rm H}$ " and from " $41_{\rm H}$ " to " $46_{\rm H}$ ".

DHABIN

(1) Converts hexadecimal ASCII data stored in the area starting from the device number designated by (§) into BIN 32-bit data, and stores it in the device number designated by (D).



For example, if the ASCII code of 5CB807E1_H is designated for the area starting from (s), the operation result would be stored at (p)+1 and (p) in the following manner:



- (2) The ASCII data designated by (\$\sigma\$) to (\$\sigma\$+3 can be in the range of from 000000000_H to FFFFFFFF_H.
- (3) The ASCII codes can be in the range of " 30_H " to " 39_H " and from " 41_H " to " 46_H ".


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The ASCII codes specified in $\$$ to $\$$ +3 are other than "30 _H " to "39 _H " and from "41 _H " to "46 _H ".	-	0	0	0	0	0
4101	The range of the device specified in § exceeds the range of the corresponding device.	_	_	_	-	0	0

Program Example


(1) The following program converts the hexadecimal, 4-digit ASCII data set at D20 and D21 to BIN data, and stores the result at D0.




[Operation]



(2) The following program converts the hexadecimal, 8-digit ASCII data set at D20 to D23 to BIN values, and stores the result at D10 and D11.




[Operation]



7.11.6 DABCD, DABCD, DDABCD, DDABCDP






- S : ASCII data to be converted to BCD value or head number of the devices where the ASCII data is stored (character string)
- (BCD 4 digits/8 digits)

Setting	Internal	Devices	R, ZR	J:	UC/GC	J@\@		JO\O		\O	II (G	HO/GO	HE/GE	HEJ/GET	HO/GO	U_\G_	unkan	um\em	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U::\U::	211	\$	Other												
S	_)		-	-		0	_												
(D)	0							_													


Function

DABCD

(1) Converts decimal ASCII data stored in the area starting from device number designated by (§) into 4-digit BCD data, and stores at device number designated by (D).



For example, if the ASCII code of 8765_H is designated for the area starting from s, the operation results would be stored at p in the following manner:




- (2) The ASCII data designated by (s) to (s)+1 can be in the range of from 0 to 9999.
- (3) The ASCII code set at each digit can be in the range of from "30_H" to "39_H".
- (4) If ASCII code for individual digits is "20_H" or "00_H", it is processed as "30_H".

DDABCD

(1) Converts decimal ASCII data stored in the area starting from the device designated by (S) to 8-digit BCD data, and stores it into the area starting from the device designated by (D).



For example, if the ASCII code of 87654321_H is designated for the area starting from ⑤, the operation results would be stored at ⑥+1 and ⑥ in the following manner:



- (2) The ASCII data designated at (\$\sigma\$ to (\$\sigma\$+3 can be in the range of from 0 to 99999999.
- (3) The ASCII code set at each digit can be in the range of from "30_H" to "39_H".
- (4) If ASCII code for individual digits is from " 20_H " to " 00_H ", it is processed as " 30_H ".

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	A character other than 0 to 9 is put in the data of §.		0	0	0	0	0
4101	The range of the device specified in (§) exceeds the range of the corresponding device.	_		-	-	0	0


Program Example

(1) The following program converts the decimal ASCII data set from D20 to D22 to BCD 4-digit data, and outputs the results to Y40 to Y4F.


[Ladder Mode]



[List Mode]



[Operation]



(2) The following program converts the decimal ASCII data set at D20 to D23 into 8-digit BCD data, stores the result at D10 and D11, and also outputs it to from Y40 to Y5F.

[Ladder Mode]



[List Mode]


Step	Instruction		Device
0 1 4 7	LD DDABCDP DMOV END	SM400 D20 D10	D10 K8Y40

[Operation]



7.11.7 COMRD, COMRDP





- © : Head number of the devices where a comment to be read is stored (Device name)
- : Head number of the devices where the read comment will be stored (character string)

	Internal	Devices		J	NO				Other
Setting Data	Bit	Word	R, ZR	Bit	Word	U∷∖G∷	∑n	Constants	BL\S, BL\TR, BL, P, I, J, U
(S)	0)		0		-	_	0
0	_)	_			-	_	_


Function

(1) Reads the comment at the device number designated by ⑤, and stores it as ASCII code in the area starting from the device number designated by ⑥.



COMRD, COMRDP

For example, if the comment for the device designated by s were "NO. 1 \sqcup LINE \sqcup START," the operation results would be stored following o as follows:



- (2) If no comment has been registered for the device specified by (s) despite the fact that the comment range setting is made, all of the characters for the comment are processed as "20H" (space).
- (3) The device number plus 1 where the final character of ① is stored differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF.....Does not change

When SM701 is ON.....Stores "0"

- (4) When a comment is read, SM720 turns ON for one scan after the instruction is completed.
 - SM721 turns ON during the execution of the instruction.

While SM721 is ON, the COMRD(P) instruction cannot be executed. If the attempt is made, no processing is performed.



- 1. For device comments used with the COMRD(P) instruction, use comment files stored in the standard ROM or memory card.
 - Comment files stored in the program memory cannot be used.
- Set the comment file used for the COMRD(P) instruction in "PLC file setting" in the PLC parameter dialog box. If the
 comment file to be used is not set in the PLC file setting, device comments cannot be output with the COMRD(P)
 instruction.
 - When a comment file is set in the "PLC File" tab of the PLC Parameter dialog box, but the file does not exist at power-on or reset, "FILESET ERROR" (error code: 2400) will occur.
- The COMRD(P) instruction cannot be executed during the interrupt program. No operation if executed.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The comment is not registered to the device number specified by §.		0	0	0	0	0
	The device number specified by is not a word device.		0	0	0	0	0
4101	The range of the device specified by exceeds the range of the corresponding device.		_	_	_	0	0

Program Example

(1) The following program stores the comments set at D100 into the area starting from W0 as ASCII when X1C is turned ON.



[Operation]



Caution


- (1) The processing completes after several scans.
- (2) The COMRD(P)/PRC instruction is not executed if the start signal (execution command) of the COMRD(P)/PRC instruction is turned ON before completion of the instruction (while SM721 is ON). Execute the COMRD(P)/PRC instruction when SM721 is OFF.
- (3) Two or more file comments cannot be accessed simultaneously.
- (4) The following instructions cannot be executed simultaneously because they use SM721 in common.

Instruction Name	ON During Execution	ON for One Scan After Completion	ON after Abnormal Completion		
SP. FREAD		Designated by instruction.	(Device designated by instruction) + 1		
SP. FWRITE	SM721	Designated by instruction.			
PRC	SIVITZI	SM720	None		
COMRD		SIWI / ZU	None		

(5) For the LCPU, when a comment file stored on an SD memory card is used, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON.

Even if the instruction is attempted to beit executed, the command will be ignored.






- © : Character string or head number of the devices where the character string is stored (character string)
- $_{\hbox{\scriptsize \textcircled{D}}}$: Number of the device where the length of detected character string will be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NED	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word		O : 1 (O :)		\$
S	-				-	0	_		
(D)	0)					_	


Function

(1) Detects length of character string designated by (S) and stores in the area starting from the device number designated by (D).

Processes the data from the device number designated by (S) to the device number storing "00H" as a character string.



For example, when the value "ABCDEFGHI" is stored in the area starting from (s), the value 9 is stored at (D).




Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	There is no "00 _H " set within the range of the corresponding device after)		
	the device number specified in §.		0))	0	0

Program Example


(1) The following program outputs the length of the character string from D0 to Y40 to Y4F as BCD 4-digit values. [Ladder Mode]



[List Mode]

Step	Instruction		Device			
0 1 4 7	LD LENP BCD END	SM400 D0 D10	D10 K4Y40			


[Operation]



7.11.9 STR, STRP, DSTR, DSTRP



 Basic model QCPU: The serial number (first five digits) is "04122" or later.




- Si : Head number of the devices where the digits numbers for the numerical value to be converted are stored (BIN 16 bits)
- S2 : BIN data to be converted (BIN 16/32 bits)
- : Head number of the devices where the converted character string will be stored (character string)

Setting	Internal	Devices	R, ZR	, ZR JÜNÜ UÜNĞÜ Zn		7n	Constants	Other			
Data	Bit	Word	11, 211	Bit	Word	O:1(G:)	2 11	K, H	Othici		
§ 1	0)	Ö				_			
D2	0			0				0			
(D)				_						_	

Function

STR

(1) Adds a decimal point to the BIN 16-bit data designated by ② at the location designated by ③, converts the data to character string data, and stores it in the area starting from the device number designated by ①.




- (2) The total number of digits that can be designated by (s) is from 2 to 8.
- (3) The number of digits that can be designated by ⑤+1 as a part of the decimal fraction is from 0 to 5. However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.
- (4) BIN data in the range between -32768 and 32767 can be designated at ②.
- (5) After conversion, character string data is stored at the device number

 or later device number as indicated below:
 - (a) The sign "20_H" (space) will be stored if the BIN data is positive, and the sign "2D_H" (minus sign) will be stored if it is negative.


STR, STRP, DSTR, DSTRP

(b) If the setting for the number of digits after the decimal fraction is anything other than "0", "2E_H" (.) will automatically be stored at the position before the first of the specified number of digits.




If the number of digits in the decimal fraction part of the number is "0", the ASCII code "2EH" (.) will not be stored.

(c) If the total number of digits following the decimal fraction is greater than the number of BIN data digits, a zero will be added automatically and the number converted by shifting to the right, so that it would become "0. 🗆 🗀 🖽 🗎 ".



(d) If the total number of digits excluding the sign and the decimal point is greater than the number of BIN data digits, "20_H" (space) will be stored between the sign and the numeric value.




If the number of BIN digits is greater, an error will be returned.

(e) The value "00_H" is automatically stored at the end of the converted character string.

DSTR

(1) Adds a decimal point to the BIN 32-bit data designated by ② at the location designated by ③, converts the data to character string data, and stores it following the device number designated by ⑤.



- (2) The total number of digits that can be designated by (s) is from 2 to 13.
- (3) The number of digits that can be designated by (s)+1 as a part of the decimal fraction is from 0 to 10.


 However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.
- (4) The BIN data that can be designated by (§1) and (§2)+1 is within the range of from -2147483648 to 2147483647.

- (5) After conversion, character string data is stored at the device number following (D) as indicated below:
 - (a) The sign "20_H" (space) will be stored if the BIN data is positive, and the sign "2D_H" (minus sign) will be stored if it is negative.
 - (b) If the setting for the number of digits after the decimal fraction is anything other than "0", "2E_H" (.) will automatically be stored at the position before the first of the specified number of digits.




If the number of digits in the decimal fraction part of the number is "0", the ASCII code "2E_H" (.) will not be stored.

(c) If the total number of digits following the decimal fraction is greater than the number of BIN data digits, a zero will be added automatically and the number converted by shifting to the right, so that it would become "0.0 0 0 0 0.0.



(d) If the total number of digits excluding the sign and the decimal point is greater than the number of BIN data digits, "20_H" (space) will be stored between the sign and the numeric value.



If the number of BIN digits is greater, an error will be returned.

(e) The value $"00_H"$ is automatically stored at the end of the converted character string.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The total number of digits specified by ⑤ is outside the following ranges: When the STR instruction is in use2 to 8 When the DSTR instruction is in use2 to 13 The number of digits for a part of the decimal fraction specified by ⑥ +1 is outside the following ranges: When the STR instruction is in use0 to 5 When the DSTR instruction is in use0 to 10 The relationship between the total number of digits specified by ⑤ and the number of digits in the decimal fraction specified by ⑥ +1 is not as follows: Total number of digits -3 ≧ Number of digits in the decimal fraction The number of digits specified by ⑥ is smaller than the number of digits of the BIN data + 2 specified by ⑥ ((Number of digits of ⑥ < Number of digits of the BIN data at ⑥ without a sign + number of digits of a sign (+ or -) + number of digits of decimal point (.))	0	0	0	0		0
4101	The range of the devices that store the character string specified in ① exceeds the range of the corresponding device.	0	0	0	0	0	0

Program Example

(1) The following program converts the BIN 16-bit data stored at D10 when X0 is turned ON in accordance with the digit designation of D0 and D1, and stores the result from D20 to D23.


[Ladder Mode]



[List Mode]


Step	Instruction		evice)	•
0 1 3 5 7	LD MOVP MOVP MOVP STRP END	X0 K12672 K7 K1 D0	D10 D0 D1 D10	D21

[Operation]




(2) The following program converts the BIN 32-bit data stored at D10 and D11 when X0 is turned ON in accordance with the digit designation of D0 and D1, and stores the result at from D20 to D26.


[Ladder Mode]



[List Mode]



[Operation]






7.11.10 VAL, VALP, DVAL, DVALP

 Basic model QCPU: The serial number (first five digits) is "04122" or later.

(Compatible GX Developer: Version 8.00A or later)



- (s) : Character string to be converted to BIN data or head number of the devices where the character string is stored (character string)
- (E) : Head number of the devices where the number of digits of the converted BIN data will be stored (BIN 16 bits)
- 22 : Head number of the devices where the converted BIN data will be stored (BIN 16/32 bits)


Setting	Internal	Devices	R, ZR	J∭	NEO	U_\G_	Zn	Constants	Other				
Data	Bit	Word	11, 211	Bit Word		Bit Word		Bit Word		U:!\U:	211	\$	Other
S	_)		-	0	_						
©1)	0				_	_	_						
<u>©2</u>	0)			_							

Function

VAL


(1) Converts character strings stored in the device numbers starting from that designated at (s) to BIN 16-bit data, and stores the number of digits and BIN data in (1) and (12).

For conversions from character strings to BIN, all data from the device number designated by \$ to the device number where "00_H" is stored will be processed as character strings.



Indicates the end of character string

For example, if the character string "-123.45" is designated for the area starting from (s), the operation result would be stored at (9) and (9) in the following manner:



- (2) The total number of characters that can be designated as a character string at (s) is from 2 to 8.
- (3) From 0 to 5 characters from the character string designated at (§) can become the decimal fraction part. However, this number must not exceed the total number of digits minus 3.
- (4) The range of the numerical character string that can be converted to BIN value is from -32768 to 32767, ignoring a decimal point.

Numerical value character strings, excluding the sign and the decimal point, can be designated only within the range from " 30_{H} " to " 39_{H} ".

The value ignoring a decimal point means:

Example : "-12345.6" → "-123456"


VAL, VALP, DVAL, DVALP

- (5) The sign "20_H" will be stored if the numerical value is positive, and the sign "2D_H" will be stored if it is negative.
- (6) "2E_H" is set for the decimal point.
- (7) The total number of digits stored at 🖭 amounts to all characters expressing numerical values (including signs and decimal points).

The characters following the decimal point stored at 0)+1 include the number of characters from "2E_H" (.) onward.

The BIN data stored at @ is the character string ignoring the decimal point that has been converted to BIN data.

(8) In cases where the character string designated by \odot contains "20_H" (space) or "30_H" (0) between the sign and the first numerical value other than "0", these "20_H" and "30_H" are ignored in the conversion into a BIN value.



DVAL

(1) Converts the character string stored in the area starting from the device designated by


string to BIN 32-bit data, and stores the digits numbers and BIN data in

and

and

stored.

For conversions from character strings to BIN, all data from the device number designated by s to the device number where "00_H" is stored will be processed as character strings.




- (2) The total number of characters in the character string indicated by (s) is from 2 to 13.
- (3) From 0 to 10 characters in the character string indicated by (§) can be the decimal fraction part. However, this number must not exceed the total number of digits minus 3.
- (4) The range of the numerical character string that can be converted to BIN value is from -2147483648 to 2147483647, excluding the decimal point.
 - Numerical value character strings, excluding the sign and the decimal point, can be designated only within the range from " 30_{H} " to " 39_{H} ".
- (5) The sign "20_H" will be stored if the numerical value is positive, and the sign "2D_H" will be stored if it is negative.
- (6) "2E_H" is set for the decimal point.
- (7) The total number of digits stored at D1 amounts to all characters expressing numerical values (including signs and decimal points).

The characters following the decimal point stored at ①+1 include the number of characters from "2EH" (.) onward.

The BIN data stored at @ is the character string ignoring the decimal point that has been converted to BIN data.

(8) In cases where the character string designated by \circ contains "20_H" (space) or "30_H" (0) between the sign and the first numerical value other than "0", these "20_H" and "30_H" are ignored in the conversion into a BIN value.




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The number of characters in the character string specified by \textcircled{s} is outside the following ranges: When VAL instruction is in use2 to 8 When DVAL instruction is in use2 to 13 The number of characters in the decimal fraction portion of the character string specified by \textcircled{s} is outside the following ranges: When VAL instruction is in use0 to 5 When DVAL instruction is in use0 to 10 The total number of characters in the character string specified by \textcircled{s} and the number of characters in the decimal fraction part stand in a relationship that is outside the following ranges: Total number of characters -3 \textcircled{s} Number of characters in the decimal fraction part An ASCII code other than "20 _H " or "2D _H " has been set for the sign. An ASCII code other than "30 _H " to "39 _H " or "2E _H " (decimal point) has been set as a digit for one of the individual numbers. There has been more than one decimal points set in the value. The converted BIN value exceeds the following ranges: When the VAL instruction is in use32768 to 32767 When the DVAL instruction is in use2147483648 to 2147483647				0		
4101	No "00 _H " is set within the range from the device number specified by ^(S) to the last device number of the corresponding device.	0	0	0	0	0	0

Program Example


(1) The following program reads the character string data stored from D20 to D22 as an integer, converts it to a BIN value, and stores it at D0 when X0 is ON.




[Operation]



(2) The following program reads the character string data stored from D20 to D24 as an integer, converts it to a BIN value, and stores it at D0 when X0 is ON.



[Operation]



7.11.11 ESTR, ESTRP



"04122" or later.




- (real number) 32-bit floating decimal point data to be converted or head number of the devices where the data is stored (real number)
- 😂 : Head number of the devices where display designation for the numerical value to be converted is stored (BIN 16 bits)
- : Head number of the devices where the converted character string will be stored (character string)

Setting	Internal	Devices	R, ZR	J	NED	U::\G::	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U:;\G:;	211	E	Other
§ 1				_	Ó		○ ^{*1}	0	_
(D2)				_	_		_	_	_
(D)	_			_	_	-	1	_	1


*1: Available only in multiple Universal model QCPU and LCPU

Function


- (1) Converts the 32-bit floating decimal point data designated by (s) to a character string according to the display designation specified by (s), and stores the result into the area starting from the device number designated by (ii).
- (2) The post-conversion data differs depending on the display designation designated by ⁽²⁾.



When using decimal point format



For example, in a case where there are 8 digits in total, with 3 digits in the decimal fraction part, and the value designated is -1.23456, the operation result would be stored in the area starting from ① in the following manner:



32-bit floating-point real number

(a) The total number of digits that can be designated by \$2+1 is as shown below:

When the number of decimal fraction digits is "0"


......Number of digits (max.: 24) ≥ 2

When the number of decimal fraction digits is other than "0"


......Number of digits (max.: 24) \geq (Number of decimal fraction digits + 3)

- (b) The number of digits of decimal fraction part that can be designated by ©+2 is from 0 to 7.

 However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.
- (c) The converted character string data is stored at the area starting from the device number (D) as indicated below:
 - 1) The sign "20_H" (space) will be stored if the 32-bit floating decimal point type real number is positive, and the sign "2D_H" (minus sign) will be stored if it is negative.
 - 2) If the decimal fraction part of a 32-bit floating point real number data is out of the range of the digits of decimal fraction part, the lower decimal values will be rounded off.




3) If the number of digits following the decimal point has been set at any value other than "0", "2E_H" (.) will automatically be stored at the position before the first of the specified number of digits.




If the number of digits in the decimal fraction part is "0", the ASCII code " $2E_H$ " (.) will not be stored.

4) If the total number of digits, excluding the sign, the decimal point and the decimal fraction part, is greater than the integer part of the 32-bit floating point type real number data, "20_H (space)" will be stored between the sign and the integer part.




5) The value "00_H" is automatically stored at the end of the converted character string.

When using exponent format



For example, in a case where there are 12 digits is total, with 4 digits in the decimal fraction portion, and the value designated is -12.34567, the operation results would be stored in the area starting from ① in the following manner:




- (a) The total number of digits that can be designated by (2)+1 is as shown below:
 - When the number of decimal fraction digits is "0"

......Number of digits (max.: 24) ≥ 2


When the number of decimal fraction digits is other than "0"

......Number of digits (max.: 24) \geq (Number of decimal fraction digits + 7)


- (b) The number of digits of dicimal fraction part that can be designated by ②+2 is from 0 to 7.
 However, the number of digits in the decimal fraction portion should be equal to or less than the total number of digits minus 7.
- (c) The converted character string data is stored at the area starting from the device number ① as indicated below:
 - 1) If the 32-bit floating decimal point type real number data is positive in value, the sign before the integer will be stored as ASCII code "20_H" (space), and if it is a negative value, the sign will be stored as "2D_H" (-).
 - 2) The integer portion is fixed to one digit.20_H (space) will be stored between the integer and the sign.



3) If the decimal fraction part of the 32-bit floating point type real number is out of the range of the digits of the decimal fraction part, the lower decimal values will be rounded off.




4) If the number of digits of the decimal fraction part has been set at any value other than "0", "2E_H" (.) will automatically be stored at the position before the first of the specified number of digits.



If the number of digits in the decimal fraction part of the number is "0", the ASCII code " $2E_H$ " (.) will not be stored.

- 5) The ASCII code "2C_H" (+) will be stored as the sign for the exponent portion of the value if the exponent is positive in value, and the code "2D_H" (-) will be stored if the exponent is a negative value.
- 6) The exponent portion is fixed at 2 digits. If the exponent portion is only 1 digit, the ASCII code "30_H" (0) will be stored between the sign and the exponent portion of the number.



7) The value "00_H" is automatically stored at the end of the converted character string.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The so value is not within the following range:						
	$0, 2^{-126} \le \text{(s)} < 2^{128}$						
	The format specified by is other than 0 and 1.						
	The total number of digits specified by $\textcircled{9}$ + 1 is outside the following ranges:						
	When using decimal point format When the number of decimal fraction digits is "0"						
	Total number of digits \geqq 2 When the number of decimal fraction digits is not "0"						
4100	Total number of digits ≧ (Number of decimal fraction digits + 3) When using exponent format When the number of decimal fraction digits is "0"	0	0	0	0	0	0
	Total number of digits $\geqq 6$ When the number of decimal fraction digits is not "0"						
	Total number of digits ≧ (Number of decimal fraction digits + 7)						
	The number of digits for the decimal fraction portion specified by \otimes +2 is outside the following ranges: When using the decimal point format						
	Number of decimal fraction digits \leq (Total number of digits -3) When using the exponent format						
	Number of decimal fraction digits \leq (Total number of digits -7) The value in more than 24 digits was specified.						
4101	The range of the devices that store the character string specified in exceeds the range of the corresponding device.	0	0	0	0	0	0
4101	The range of the device specified by so exceeds the range of the corresponding device.					0	0
4140	The specified device value is -0, unnormalized number, nonnumeric, or $\pm\infty$.	0	0	0	0	0	0

Program Example

(1) The following program converts the 32-bit floating point type real number data which had been stored at R0 and R1 in accordance with the conversion designation that is being stored at R10 to R12, and stores the result following D0 when X0 goes ON.




(2) The following program converts the 32-bit floating decimal point type real number data which had been stored at D0 and D1 in accordance with the conversion designation that is being stored at R10 to R12, and stores the result following D10 when X1C goes ON.



7.11.12 EVAL, EVALP



 Basic model QCPU: The serial number (first five digits) is "04122" or later.



- S : Character string data to be converted to 32-bit floating decimal point real number data or head number of the devices where the character string data is stored (character string)
- (real number) : Head number of the devices where the converted 32-bit floating decimal point real number data will be stored (real number)


Setting	Internal	Devices	R, ZR		JO/O		JONG UONG		Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O;;\O;;	211	\$	Other		
S	_)	_	_	_	_	0	_		
D	_			_	С	*1		_			

*1: Available on Universal model QCPU and LCPU


Function

(1) Converts character string stored in the area starting from the device number designated by (§) to 32-bit floating point type real number, and stores result at device designated by (D).


(2) The designated character string can be converted to 32-bit floating point type real number data either in the decimal point format or the exponent format.




(a) When using decimal point format




(b) When using exponent format




- (3) Excluding the sign, decimal point, and exponent portion of the result, 6 digits of the character string designated by (\$\overline{\text{S}}\$ to be converted to a 32-bit floating decimal point type real number will be effective; the 7th digit on later digit will be cut from the result.
 - (a) When using decimal point format




(b) When using exponent format



- (4) In the decimal point format, if "2B_H" (+) is specified for the sign or if the designation of sign is omitted, conversion is made assuming a positive value.
 - If "2D_H" (-) is specified for the sign, the character string is converted assuming a negative value.
- (5) In the exponent format, if "2B_H" (+) is specified for the sign in the exponent portion or if the designation of sign is omitted, conversion is made assuming a positive value.
 - If "2D_H" (-) is specified for the sign in the exponent portion, the character string is converted assuming a negative value.
- (6) In a case where the ASCII code "20_H (space)" or "30_H" (0) exists between numbers not including the initial zero in a character string specified by (§), it will be ignored when the conversion is done.



(7) In a case where the ASCII code "30_H (0)" exists between the character "E" and a number in an exponent format character string, the "30_H" would be ignored when the conversion is performed.



- (8) If the " 20_H " (space) code is contained in the character string, the code is ignored in the conversion.
- (9) Up to 24 characters can be set for a character string.
 The codes "20_H" (space) and "30_H" (0) contained in the character string are also counted as a character.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The integer portion or the decimal fraction portion contains a character other than one in the range from " 30_H " (0) to " 39_H " (9).						
4100	There are two or more " ${}^{2}E_{H}$ " (.) in the character string specified in \odot . The exponent portion contains the code (character) other than " ${}^{4}S_{H}$ "(E), " ${}^{2}B_{H}$ "(+), " ${}^{4}S_{H}$ "(E) or " ${}^{2}D_{H}$ "(), or the string contains more than one exponent portion. Data after conversion is not within the following range. 0, 2 - ${}^{126} \le $ Data after conversion $< 2^{128}$ The number of characters in the character string following © is either 0	0	0	0	0	0	0
	or more than 24.						
4101	The code "00 _H " does not appear in the range from (s) to the relevant device.	0	0	0	0	0	0


Program Example

(1) The following program converts the character string stored in the area starting from R0 to a 32-bit floating decimal point type real number, and stores the result at D0 and D1 when X20 is turned ON.







[Operation]



(2) The following program converts the character string stored in the area starting from D10 to a 32-bit floating decimal point type real number, and stores the result at D100 and D101 when X20 is turned ON.




[Operation]



7.11.13 ASC, ASCP







- © : Head number of the devices where BIN data to be converted to a character string is stored (BIN 16 bits)
- (character string) : Head number of the devices where the converted character string will be stored (character string)
- n : Number of characters to be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	JONO		U∷\G∷ Zn		Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U:;\G:;	211	K, H	Other	
S	_)		_					
(D)	_				_					
n	0				0					

Function

(1) Converts the BIN 16-bit data stored in the area starting from the device designated by (s) to ASCII by treating the BIN data in hexadecimal representation. Then, stores the converted data into the area starting from the device designated by (D), for the number of characters specified by n.







(2) The use of n to set the number of characters causes the BIN data range designated by (§) and the character string storage device range designated by (b) to be set automatically.

ASC, ASCP

(3) Processing will be performed accurately even if the device range where BIN data to be converted is being stored overlaps with the device range where the converted ASCII data will be stored.



(4) If an odd number of characters has been designated by n, the ASCII code "00_H" will be automatically stored in the upper 8 bits of the final device in the range where the character string is to be stored. When 5 characters have been designated by n.



(5) If the number of characters designated by n is "0", conversion processing will not be conducted.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The range for the number of characters designated by n following the						
4101	device number designated by S exceeds the relevant device range.						
4101	The range for the number of characters designated by n following the					0	
	device number designated by exceeds the relevant device range.						

Program Example


(1) The following program reads the BIN data being stored at D0 as hexadecimal values, converts them to a character string, and stores the result from D10 to D14 when X0 is turned ON.



[Operation]



7.11.14 HEX, HEXP




- (character string) : Head number of the devices where a character string to be converted to BIN data is stored (character string)
- (BIN 16 bits)
- n : Number of characters to be stored (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J∷	NO	U_\G_	Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	U:;\\U:;	211	K, H	Other	
S	1)		_					
(D)	_)		_					
n	0)		0					

Function

(1) Converts the number of characters of hexadecimal ASCII data designated by n stored in the area starting from the device number designated by (s) into BIN values and stores them in the area starting from the device number designated by (p).




For example, if the number 9 has been designated by n, the operation would be as follows:




Code "38_H" remains unchanged since the designated number of characters is "9".

- (2) When the number of characters is specified for n, the range of characters designated by (S) as well as the device range designated by (D) in which the BIN data will be stored are automatically decided.
- (3) Accurate processing will be conducted even in cases where the range of devices where the ASCII code to be converted is being stored overlaps with the range of devices that will store the converted BIN data.



HEX, HEXP

(4) If the number of characters designated by n is not divisible by 4, "0" will be automatically stored after the designated number of characters in the final device number of the devices which are storing the converted BIN values.



Value "0" is automatically stored in the area outside the range of the designated number of characters.

- (5) If the number of characters designated by n is "0", conversion processing will not be conducted.
- (6) ASCII code that can be designated by \odot includes from "30_H" to "39_H" and from "41_H" to "46_H".


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4400	Characters other than those outside the hexadecimal character string (characters that are not in the range between "30 _H " to "39 _H " and "41 _H "				0		
4100	to "46 _H ") have been set in the device specified by §.				0	0	
	The range of the device specified by (§) exceeds the range from (§) to (§)						
	+ the number of characters specified in n (including §).						
4101	The range of the device specified by (a) exceeds the range from (b) to (b)		0	0	0	\circ	0
	+ the number of characters specified in n (including ①). n is negative.						

Program Example

(1) The following program converts the character string being stored from D0 to D4 to BIN data and stores the result from D10 to D14 when X0 goes ON.




[Operation]



7.11.15 RIGHT, RIGHTP, LEFT, LEFTP






- : Character string or head number of the devices where the character string is stored (character string)
- Head number of the devices where the character string consisting of n characters starting from the right or left of
 will be stored (character string)
- n : Number of characters to be extracted (BIN 16 bits)

Setting	Internal	Devices	R, ZR	JOAO		U_\G_	Zn	Cons	Other	
Data	Bit	Word	11, 211	Bit	Word	O:;\O:;	i	K, H	\$	Other
S	-				-	_		_	0	_
(D)					-	_		_	_	_
n	0)		(0	_	_


Function

RIGHT

(1) Stores n number of characters from the right side of the character string (the end of the character string) being stored in devices starting from that whose number is designated by ⑤, in devices starting from that whose number is designated by ⑥.



When n = 5




"ABCDEF12345"

- (2) The NULL code $(00_{\rm H})$ indicating the end of the character string is automatically appended at the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
- (3) If the number of characters designated by n is "0", the NULL code (00_H) will be stored at ©.

LEFT

(1) Stores n number of characters from the left side of the character string (the beginning of the character string) being stored in devices starting from that whose number is designated by ⑤, in devices starting from that whose number designated by ⑥.



"ABCDEF12345"

31_H(1)

33H(3)

35H(5)

32 H(2)

34 H (4)

00н

(2) The NULL code (00_H) indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.

(D)+3

ASCII code for the

00н

31_H(1)

"ABCDEF1"

(3) If the number of characters designated by n is "0", the NULL code (00_H) will be stored at D.

Operation Error

(S)+3

(S)+4


(S)+5

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The value of n exceeds the number of characters specified by ⑤.						
4101	The range of the device specified by exceeds the range from to		\circ	\circ	0	\circ	\circ
	+ the number of characters specified in n (including ®).						

Program Example

(1) The following program stores 4 characters of data from the rightmost of the character string stored in the area starting from R0, and stores it into the area starting from D0 when X0 is turned ON.




(2) The following program stores the number of characters corresponding to the value being stored in D0 from the left of the character string data being stored at D100 to the area starting from R10 when X1C is turned ON.



7.11.16 MIDR, MIDRP, MIDW, MIDWP






- 30 : Character string or head number of the devices where the character string is stored (character string)
- (character string) : Head number of the devices where a character string data obtained as the result of operation will be stored (character string)
- : Head number of the devices where the location of the first character and the number of characters will be stored (BIN 16 bits)
 - (S2): Position of first character
 - 😥 +1: Number of characters

Setting	Internal	Devices	R, ZR	J∷∖∷		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit Word		O;;\O;;		\$	Other
§ 1)	_				_	_		0	_
(D)	_)		-	_	_		
<u>©2</u>	0					_	_		

Function

MIDR

(1) Extracts the character string data of @+1 characters, starting from the position designated by @, counted from the left end of the character string data designated by ③, and stores the extracted data into the area starting from the device designated by ①.









MIDR, MIDRP, MIDW, MIDWP

- (2) The NULL code (00_H) indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
- (3) No processing will be conducted if the number of characters designated by \$2+1 is "0".
- (4) If the number of characters designated by ②+1 is "-1", stores the data up to the final character designated by ③ starting from the device designated by ⑤.




MIDW

(1) Extracts the character string data of \$\infty\$+1 characters, starting from the left end of the character string data designated by \$\infty\$, and stores the extracted data to the character string data designated by \$\infty\$ in the area starting from the position designated by \$\infty\$ from the left end.




- (2) The NULL code (00_H) indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
- (3) No processing will be conducted if the number of characters designated by \$2+1 is "0".

(4) If the number of characters designated by @+1 exceeds the final character from the character string data designated by @, data will be stored up to the final character.



(5) If the number of characters designated by ②+1 is "-1", stores the data up to the final character designated by ⑤ to the area starting from the device designated by ⑥.



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

For MIDR instruction


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The value of @ exceeds the number of characters specified by § .						
	The \$2+1 number of characters from position (a) exceeds the (b) device						
4101	range.		0	\circ	0	\circ	0
	The © + 0 value is 0.						
	"00 _H " does not exist in the devices specifed by §9.						

For MIDW instruction


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The value of @ exceeds the number of characters specified by @.						
4101	The 🕲 +1 value exceeds the number of characters for 🗐 .						
4101	The ⊚+0 value is 0.		0			0	0
	"00 _H " does not exist in the devices specifed by §).						

Program Example


(1) The following program stores the 3rd character through the 6th character from the left of the character string stored in the area starting from D10 at devices starting from D0 when X0 is turned ON.




[Operation]



(2) The following program stores 4 characters of the character string data stored in the area starting from D0 into the area starting from the 3rd character from the left of the character string data in the area starting from D100 when X0 is turned ON.




[Operation]



7.11.17 INSTR, INSTRP






- s) : Character string to be searched or head number of the devices where the character string to be searched is stored (character string)
- : Character string in which a search is performed or head number of the devices where the character string is stored (character string)
- ① : Head number of the devices where the result of search will be stored (BIN 16 bits)
- n : Location to start the search (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J[[]\[[]		U[]\G[]	Zn	Cons	Constants	
Data	Bit	Word	11, 211	Bit	Word	O:;\O:;	211	K, H	\$	Other
§ 1	1				-	_	_	0	_	
@2	_				_	_		_	0	_
(D)	0			0				_	_	_
n	0			0				0	_	_

Function

(1) Searches for the character string data designated by (3) in the area starting from the nth character from the left of the character string data designated by (2) and stores the result of search at the device designated by (1). As the result of search, the location of match, counted in the number of characters from the first character of the character string data designated by (2), is stored.

When n = 3





Stores the position of the found character, counted by the number of characters from the 1st character in the character string data designated by §2).

(2) If there is no matching character string data, stores "0" at ©.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n exceeds the number of characters for ¹ ⊗. 00 _H (NULL) does not exist within the corresponding device range after the device specified by ¹ ⊗ and ¹ ⊗. n is negative or 0.	1	0	0	0	0	0

Program Example

(1) The following program searches from the 5th character from the left of the character string data stored in devices starting from R0 for the character string data in devices starting from D0, and stores the results at D100 when X0 goes ON.




(2) The following program searches from the 3rd character from the left of the character string data being stored in devices starting from D0 for the character string data "AB", and stores the results of the search at D100 when X1C goes ON.



7.11.18 STRINS, STRINSP





- © : Character string to be inserted or head number (character string) of the devices where insert character strings are stored
- ① : Head number (character string) of the devices where insert character strings are stored
- n : Insert position (Setting range: $1 \le n \le 16383$) (BIN 16 bits)

Setting	Internal	Devices	R, ZR	JO/O		U_\G_	Zn	Cons	Other	
Data	Bit	Word	14, 214	Bit	Word	U:;\U:;		K, H	\$	Other
S	_)		-	_		_	0	_
(D)	_				-	_		_	_	_
n	_)		()		0	_	_

(S)


(S+1)

(S+2)

Function

(1) This instruction inserts the character string data specified by (s) to the nth device (insert position) from the initial character string data stored in the devices specified by (D).

Insert position: n = 3



- (2) This instruction stores the NULL code (00_H) into the device (1 word) that positions after the last device where the character string data are stored, if the character string (\$\sigma\$+\$\overline{\ove\
- (3) This instruction stores the NULL code (00_H) into the last device (high 8 bits) where the character string data are stored, if the character string (S+D) value is odd after the insertion.
- (4) This instruction links the device, where the character string data are stored, specified by (S) with the last device specified by (D), if n is specified by the number of devices specified by (D) plus one.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The number of characters in the devices specified by $(0, 0)$, or the devices specified by $(0, 0)$ after the insertion exceeds 16383 characters. The value specified in n is not within the specified range. (1 \leq n \leq 16383) The value specified in n exceeds the number of characters of the character string $(0, 0)$ + 1.	_	1	1		0	0
4101	The devices, that store character strings, specified by \textcircled{s} overlaps with even one of the devices specified by \textcircled{s} . The range of the devices specified by \textcircled{s} in which character strings data have been inserted exceeds the specified device range. The NULL code (00_H) does not exist within the specified device range after the device specified by \textcircled{s} or \textcircled{s} . The device where the character has been inserted is the same as the device storing the character strings.	_	-	-		0	0

Program Example


(1) The following program inserts the character string data stored in the device D0 and up to the fourth device from the initial character string data stored in D20 and up, when M0 is turned on.



7.11.19 STRDEL, STRDELP



 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



- D : Head number (character string) of the devices where character strings to be deleted are stored
- 11 : Deletion start position (Setting range $1 \le n1 \le 16383$) (BIN 16 bits)
- n2 : Number of characters to be deleted (Setting range 1 \leq n2 \leq 16384-n1) (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J::\\:\:\\:\\:\\\\\\\\\\\\\\\\\\\\\\\\		U:::\G:::	Zn	Constants	Other
Data	Bit	Word	II, ZII			0;;(0;)	-	K, H	o tilloi
(D)	_			_				_	_
n1	-			0				0	_
n2	_			0				0	_

Function

(1) This instruction deletes n2 characters data in the devices specified by © starting from the device (insert position) specified by n1.

Device position where character string data to be deleted: n1 = 3

Number of characters to be deleted: n2 = 5



- (2) This instruction stores the NULL code (00_H) into the device (one word) that positions after the last device that stores the character string data when the character string data specified by (1) is even, after the characters are deleted.
- (3) This instruction stores the NULL code (00_H) into the last device (high 8 bits) that stores the character string data when the character string data specified by (D) is odd, after the characters are deleted.
- (4) This instruction shifts the characters stored in the devices that position after the deleted devices by n2 characters to the right, and then stores the NULL code (00_H) into the empty device.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The number of characters in the devices specified by ① exceeds 16383.						
4100	The value specified by n1 is not within the range. (1 \leq n1 \leq 16383) The value specified by n1 exceeds the number of characters in the						
4100	devices specified by ①. The value specified in n2 exceeds the number of characters between					0	
	n1 and the last character in ①. The value specified in n2 is negative.						

Program Example


(1) The following program deletes the fourth to the seventh characters in the character string data stored in the devices D0 and up, when M0 is turned on.







7.11.20 EMOD, EMODP




- 32-bit floating decimal point real number data or head number of the devices where the floating decimal point real number data is stored (real number)
- ② :Decimal fraction digits data (BIN 16 bits)
- (BIN 16 bits) :Head number of the devices where the data after break down into BCD will be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	J@\@		Zn	Cons	Other	
Data	Bit	Word	11, 211	Bit	Word	U 🗀 \G 🗀		K, H	E	Other
§ 1	_			_			○*1	_	0	_
<u>62</u>	0			0			0	0	_	_
(D)	-			_	_	_	_	_	_	_

^{*1:} Available only in multiple Universal model QCPU and LCPU


Function

(1) Dissociate the 32-bit floating decimal point data designated by (s) into BCD type floating point format based on the decimal fraction digits specified by (s), and stores the result into the area starting from the device designated by (D).




specifies the decimal fraction digits of the 32-bit floating decimal point real number data of structure. In the example above, a decimal fraction digit is designated as shown below:





(2) The 7th digit of the significant digits being stored at ①+1 and ①+2 is rounded off to make a 6-digit number.




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The decimal fraction digit specified by \textcircled{s} is not within the range between 0 and 7. The 32-bit floating point real number specified by \textcircled{s} is not within the following range: 0. $2^{-126} \le $ Device $ \le 2^{128}$	_	0	0	0	0	0
4101	The range of the device specified by ① exceeds that of the corresponding device.	_	0	0	0	0	0
4101	The range of the device specified by ① exceeds that of the corresponding device.	_	-	_		0	0
4140	The specified device value is -0, unnormalized number, nonnumeric, or $\pm\infty$.	_	_	_		0	0

Program Example

(1) The following program breaks down the 32-bit floating decimal point type real number data stored at D0 and D1 into BCD according to the decimal fraction digits as designated by R10, and stores the results into the area starting from D100 when X0 is turned ON.




[Operation]



7.11.21 EREXP, EREXPP






- (BIN 16 bits)
- ② : Decimal fraction digits data (BIN 16 bits)
- The device where the converted 32-bit floating point real number data will be stored (real number)

Setting	Internal	Devices	R, ZR	J	U_\G		Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	U::\U::	211	K, H	Carlor	
§ 1	_			_	_	_	_	_	_	
(D2)	0			0			0	0	_	
(D)	_)	_			○ ^{*1}	_	_	


^{*1:} Available only in multiple Universal model QCPU and LCPU

Function

(1) Converts the BCD type floating point data designated by ⑤ to the 32-bit floating decimal point real number data according to the decimal fraction digits specified by ⑥, and stores the result into the area starting from the device designated by ⑥.



- (2) The sign at (3) and the sign for the exponent part at (5)+3 is set at 0 for a positive value and at 1 for a negative value.
- (3) 0 to 38 can be set for the BCD exponent of \$1+4.
- (4) 0 to 7 can be set for the decimal fraction digits of ②.




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data format in the device specified by (a) is not 0 or 1. A value other than 0 to 9 exists in the each digit of (a) + 1 and (a) + 2. The format designation made by (a) + 3 is not 0 or 1. The data format in the device specified by (a) + 3 is not 0 or 1. The exponent data in the device specified by (a) + 4 is not within the range from 0 to 38. The decimal fraction digit designated in (a) is not within the range from 0 to 7.	_	0	0	0	0	0
4101	The range of the device specified by (§) exceeds that of the corresponding device.				_	0	0

Program Example

(1) The following program converts the BCD type floating decimal point format data being stored in devices starting from D0 to 32-bit floating decimal point type real number data based on the decimal fraction digit being stored at D10, and stores the result at D100 and D101 when X0 goes ON.



[Operation]




7.12 Special function instructions



7.12.1 SIN, SINP

 Basic model QCPU: The serial number (first five digits) is "04122" or later.




- (s) : Angle data of which the SIN (sine) value is obtained or head number of the devices where the angle data is stored (real number)
- (D) : Head number of the devices where the operation result will be stored (real number)

Setting	Internal Devices		R, ZR	JO/O		J≘∖≘		J 🗆 🗎		R ZR J		U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0::10::	_,,	E	Other						
S	1			_			○ ^{*1}	0	_						
(D)				_		0		0			_				

^{*1:} Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the SIN (sine) value of the angle designated at (§) and stores the operation result in the device number designated at (D).



(2) Angles designated at \odot are set in radian units (degrees $\times \pi$ / 180). For conversion between degrees and radian values, see the RAD and DEG instructions.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0.*2	0	0	0	0		
4140	The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$.	_	_	_	_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mbox{ Operation result } $	_	_	_	_	0	0

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example

(1) The following program conducts a SIN operation on the angles stored in the four BCD digits from X20 to X2F and stores the results at D0 and D1 as 32-bit floating decimal point type real numbers.

[Ladder Mode]



Inputs an angle used for SIN operation (1).

Converts the input angle into a 32-bit floating-point real number (2).

Converts the converted angle into a radian value (3).


Executes SIN operation

using the converted radian value (4).

[List Mode]


Step	Instruction	Device	
0 1 4 7 10 13	LD BIN FLT RAD SIN END	SM400 K4X20 D30 D30 D20 D20 D10 D10 D0	

[Operations involved when X20 to X2F designate a value of 150]



7.12.2 SIND, SINDP






- : Angle data of which the SIN (sine) value is obtained or head number of the devices where the angle data is stored (real number)
- : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	J[]\[] Bit Word		U::\G::	Zn	Constants	Other			
Data	Bit	Word	11, 211			O;; (O;)		E	Outo			
S								0				
0	_			-				-			_	_

Function

(1) The SIN (sine) value of the angle specified by (S) is calculated and its result is stored into the device specified by (D).



- (2) Angles designated at \circ are set in radian units (degrees $\times \pi$ / 180). For conversion between degrees and radian values, see the RADD and DEGD instructions.
- (3) When the operation results in -0 or an underflow, the result is processed as 0.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leqq \text{ Specified device value } < 2^{\text{1024}}$ The specified device value is -0.			-		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $	-		-		0	0

Program Example

(1) The following program conducts a SIN operation on the angles stored in the four BCD digits from X20 to X2F and stores the results at D0 to D3 as 64-bit floating decimal point type real numbers.


[Ladder Mode]



[List Mode]

Step	Ins	truction	D	evice	
0 1 3 6 9	LD BIN FLTD RADD SIND END		SM400 K4X20 D30 D20 D10	D30 D20 D10 D0	


[Operations involved when X20 to X2F designate a value of 150]



7.12.3 cos, cosp



• Basic model QCPU: The serial number (first five digits) is "04122" or later.




- s : Angle data of which the COS (cosine) value is obtained or head number of the devices where the angle data is stored (real number)
- (real number) : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R 7R	R, ZR		\ <u>\</u> U_\G		Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U:!\U:	Zn	E	Othici
S	_)	_)	○*1	0	
0	_)	_)	○*1	_	

^{*1:} Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the COS (cosine) value of the angle designated by (s) and stores operation result at device number designated by (p).



(2) Angles designated at \odot are set in radian units (degrees $\times \pi$ / 180). For conversion between degrees and radian values, see the RAD and DEG instructions.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0.*2	0	0	0	0	_	
4140	The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$.	_	_	_	_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \text{Operation result} $	_	_	_	_	0	0

*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

(1) The following program performs a COS operation on the angle data designated by the 4 BCD digits from X20 to X2F, and stores results as 32-bit floating decimal point type real numbers at D0 and D1.

[Ladder Mode]



Inputs an angle used for COS operation (1).

Converts the input angle into a 32-bit floating-point real number (②).


Converts the converted angle into a radian value (\mathfrak{J}) .

Executes COS operation using the converted radian value (4).

[List Mode]


Step	Ins	struction	Device
0 1 4 7 10 13	LD BIN FLT RAD COS END	SM400 K4X20 D30 D20 D10	D30 D20 D10 D0

[Operations involved when X20 to X2F designate a value of 60]



7.12.4 COSD, COSDP






- (S) : Angle data of which the COS (cosine) value is obtained or head number of the devices where the angle data is stored (real number)
- : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	J	JOAO		J 🗆 🗀		Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U::\G::	211	E	Othioi		
S	_		0		<u> </u>				_		
(D)	_)	_		_			_		

Function

(1) The COS (cosine) value of the angle specified by (s) is calculated and its result is stored into the device specified by (D).



- (2) Angles designated at \circ are set in radian units (degrees $\times \pi$ / 180). For conversion between degrees and radian values, see the RADD and DEGD instructions.
- (3) When the operation results in -0 or an underflow, the result is processed as 0.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}102} \leqq \text{Specified device value} < 2^{1024}$ The specified device value is -0.	_	_	_		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \le \text{ Operation result } $	_		_		0	0

Program Example

(1) The following program performs a COS operation on the angle data designated by the 4 BCD digits from X20 to X2F, and stores results as 64-bit floating decimal point type real numbers at D0 to D3.

[Ladder Mode]



Inputs an angle used for COS operation (1).

Converts the input angle into a 64-bit floating-point real number (②).


Converts the converted angle into a radian value (③).

Executes COS operation using the converted radian value (4).

[List Mode]


Step	Instruction	Device				
0 1 3 6 9	LD BIN FLTD RADD COSD END	SM400 K4X20 D30 D20 D10	D30 D20 D10 D0			

[Operations involved when X20 to X2F designate a value of 60]



7.12.5 TAN, TANP






- (s) : Angle data of which the TAN (tangent) value is obtained or head number of the devices where the angle data is stored (real number)
- : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	R ZR J∷\		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	0::10::	_,,	E	Othici
S)	_)	○*1	0	_
(D)				_			○ ^{*1}		_

^{*1:} Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the tangent (TAN) value of the angle data designated by (S), and stores operation result in device designated by (D).



- (2) Angles designated at \odot are set in radian units (degrees $\times \pi$ / 180). For conversion between degrees and radian values, see the RAD and DEG instructions.
- (3) When angles designated by \circ are $\pi/2$ radians, or $(3/2)\pi$ radians, an operation error will be generated in the calculation of the radian value, so care must be taken to avoid such errors.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The specified device value is not within the following range:						
4100	$0, 2^{-126} \le $ Specified device value $ < 2^{128}$	0	\circ	0	0	_	
	The specified device value is -0.*2						
4140	The specified device value is -0, unnormalized number, nonnumeric,						
4140	and ±∞.				_	0	0
	The operation result exceeds the following range (when an overflow						
4141	occurs):		_		_	\circ	0
	$2^{128} \le $ Operation result						

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example

(1) The following program performs a TAN operation on the angle data set by the 4 BCD digits from X20 to X2F, and stores the results as 32-bit floating decimal point type real numbers at D0 and D1.


[Ladder Mode]



[List Mode]


Step	Instruction		Device
0 1 4 7 10 13	LD BIN FLT RAD TAN END	SM400 K4X20 D30 D20 D10	D30 D20 D10 D0

[Operations involved when X20 to X2F designate a value of 135]



7.12.6 TAND, TANDP






- S : Angle data of which the TAN (tangent) value is obtained or head number of the devices where the angle data is stored (real number)
- (D) : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	J∭	J∷∖∷		Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U∷\G∷ Zn		E	Outer	
S	_		0		-				_	
D	_			_		_		_	-	

Function

(1) The TAN (tangent) value of the angle specified by (§) is calculated and its result is stored into the device specified by (£).



- (2) Angles designated at \circ are set in radian units (degrees $\times \pi$ / 180). For conversion between degrees and radian values, see the RADD and DEGD instructions.
- (3) When angles designated by \circ are $\pi/2$ radians, or $(3/2)\pi$ radians, an operation error will be generated in the calculation of the radian value, so care must be taken to avoid such errors.
- (4) When the operation results in -0 or an underflow, the result is processed as 0.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leqq \text{Specified device value} < 2^{\text{1024}}$ The specified device value is -0.	_	_	_		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $	_	_	_		0	0

(1) The following program performs a TAN operation on the angle data set by the 4 BCD digits from X20 to X2F, and stores the results as 64-bit floating decimal point type real numbers at D0 to D3.

[Ladder Mode]



Inputs an angle used for TAN operation (1).

Converts the input angle into a 64-bit floating-point real number (②).


Converts the converted angle into a radian value (③).

Executes TAN operation using the converted radian value (4).

[List Mode]


Step	Instruction	Device
0 1 3 6 9	LD BIN FLTD RADD TAND END	SM400 K4X20 D30 D30 D20 D20 D10 D10 D0

[Operations involved when X20 to X2F designate a value of 135]



7.12.7 ASIN, ASINP






- (real number) SIN value of which the SIN-1 (inverse sine) value is obtained or head number of the devices where the SIN value is stored (real number)
- (D) : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices J		U_\G_	Zn	Constants	Other		
Data	Bit	Word	Bit Word		O:;(O:)	2	E	Caller	
S	_			_		0	○*1	0	_
(D)	_			_		0	○*1	_	_

^{*1:} Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the SIN⁻¹ angle of the SIN value designated by ⑤, and stores operation results at word device designated by ⑥.



- (2) The SIN value designated by (S) can be in the range from -1.0 to 1.0.
- (3) The angle (operation result) stored at (D) is stored in radian units.

 For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified by is not within the range between -1.0 and 1.0.		0	0	0	0	0
4100	The specified device value is -0.*2		0	0	0	_	
4140	The specified device value is not within the following range: $0,2^{\text{-}126} \leqq \text{Specified device value} < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$.	_	_	_	_	0	0
4141	The result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mbox{ Operation result } $	_	_	_	_	0	0

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example

(1) The following program seeks the inverse sine of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F.

[Ladder Mode]




Calculates an angle (radian value) by SIN-1 operation (①)
Converts the radian value into an angle (②)
Converts the angle in 32-bit floating-point real number into an integer (③)

Outputs the integer-converted angle to a display device (4)

[List Mode]


Step	Instruction	n l	Device
0 1 4 7 10 13	LD AS IN DEG INT BCD END	SM400 D0 D10 D20 D30	D10 D20 D30 K4Y40

[Operations involved when the D0 and D1 value is 0.5]



7.12.8 ASIND, ASINDP






- (inverse sine) value of which the SIN-1 (inverse sine) value is obtained or head number of the devices where the SIN value is stored (real number)
- (D) : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices R, ZR		J@\@		U []\G[]	Zn	Constants	Other
Data	Bit	Word	K, ZK	Bit	Word	U::1\G::		E	Other
S	_	Ó		-				0	_
(D)									

Function

(1) The angle is calculated from the SIN (sine) value specified by (s) is and its result is stored into the device specified by (D).



- (2) The SIN value designated by (s) can be in the range from -1.0 to 1.0.
- (3) The angle (operation result) stored at ① is stored in radian units.
 For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
- (4) When the operation results in -0 or an underflow, the result is processed as 0.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified by (§) is within the double-precision floating-point range and not within the range between -1.0 and 1.0.		1	_	_	0	0
4140	The specified device value is not within in the following range: $0,2^{\text{-}1022} \leqq \text{Specified device value} \text{<} 2^{\text{1024}}$ The specified device value is -0.		ı	_	_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $		ı	_	_	0	0

Program Example

(1) The following program seeks the inverse sine of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction		Device
0 1 4 7 10 12	LD AS IND DEGD INTD BCD END	SM400 D0 D10 D20 D30	D10 D20 D30 K4Y40

[Operations involved when the D0 to D3 value is 0.5]



7.12.9 ACOS, ACOSP






- s) : COS value of which the COS-1 (inverse cosine) value is obtained or head number of the devices where the COS value is stored (real number)
- : Head number of the devices where the operation result will be stored (real number)

Setting	Internal Devices		R, ZR J∷\∷		NO	U () \G	Zn	Constants	Other
Data	Bit	Word	11, 2 11	Bit	Word	0:10:5	2	E	Other
S	_			_		0	○ ^{*1}	0	
(D)	_			_		0	○ ^{*1}	_	_

^{*1:} Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the COS⁻¹ angle of the COS value designated by ⑤, and stores operation result at word device designated by ⑥.



- (2) The COS value designated by (s) can be in the range of from -1.0 to 1.0.
- (3) The angle (operation result) stored at (D) is stored in radian units.

 For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in (§) is not within the range between -1.0 and 1.0.	_	0	0	0	0	0
4100	The specified device value is -0.*2	_	0	0	0	_	
4140	The specified device value is not within the following range: $0,2^{\text{-}126} \leqq \text{ Specified device value } < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$.	_	1	1	_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mbox{ Operation result}\> $	_	_	_		0	0

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

(1) The following program seeks the inverse cosine of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction	Device				
0 1 4 7	LD ACOS DEG INT BCD	SM400 D0 D10 D20 D30	D10 D20 D30 K4Y40			

[Operations involved when the D0 and D1 value is 0.5]



7.12.10 ACOSD, ACOSDP






- S : COS value of which the COS-1 (inverse cosine) value is obtained or head number of the devices where the COS value is stored (real number)
- (real number)

Setting	Internal	Devices	R, ZR	J 🗆 / 🗀		U_\G_	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	O : ; (O : ;		E	Other
S	_	Ó		_				0	_
(D)	_					_			

Function

(1) The angle is calculated from the COS (cosine) value specified by (s) is and its result is stored into the device specified by (D).



- (2) The COS value designated by (§) can be in the range of from -1.0 to 1.0.
- (4) When the operation results in -0 or an underflow, the result is processed as 0.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in (§) is within the double-precision floating-point range and not within the range from -1.0 to 1.0.	_	_	_	_	0	0
4140	The specified device value is not in the following range: $0, 2^{\text{-}1022} \leq \text{Specified device value} < 2^{\text{1024}}$ The specified device value is -0.	_		_		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $	_		_		0	0

Program Example

(1) The following program seeks the inverse cosine of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y40 to Y4F.

[Ladder Mode]



Calculates an angle (radian value) by COS^{-1} operation (1).

Converts the radian value into an angle (2).


Converts the angle in 64-bit floating-point real number into an integer (3).

Outputs the integer-converted angle to a display device (4).

[List Mode]


				_		
Step	Instruction	Device				
0	LD	SM400		_		
ĺ	ACOSD	DO	D10			
4	DEGD	D10	D20			
7	INTD	D20	D30			
10	BCD	D30	K4Y40			
10	LND					

[Operations involved when the D0 to D3 value is 0.5]



7.12.11 ATAN, ATANP






- (S) : TAN value of which the TAN-1 (inverse tangent) value is obtained or head number of the devices where the TAN value is stored (real number)
- (real number) : Head number of the devices where the operation result will be stored (real number)

Setting	Internal Devices		R, ZR	J	NO	\∷U∷\G∷		Constants	Other	
Data	Bit	Word	IX, ZIX	Bit	Word	O 1 O 5	Zn	E	Other	
S	_					0	O ^{*1}	0	_	
(D)	_)			0	○*1	_	_	

^{*1:} Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the TAN⁻¹ angle of the TAN value designated by ⑤, and stores operation results at word device designated by ⑥.



(2) The angle (operation result) stored at (1) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0.*2		0	0	0	_	_
4140	The specified device value is not within the following range: $0,2^{\text{-}126} \leqq \text{ Specified device value } < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$.	_	1			0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mbox{ Operation result } $	_			_	0	0

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example

(1) The following program seeks the inverse tangent of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction	D	Device			
0 1 4 7 10 13	LD ATAN DEG INT BCD END	SM400 D0 D10 D20 D30	D10 D20 D30 K4Y40			

[Operations involved when D0 and D1 value is 1]



7.12.12 ATAND, ATANDP






- (S) : TAN value of which the TAN-1 (inverse tangent) value is obtained or head number of the devices where the TAN value is stored (real number)
- : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	JONO		HE/GE	um\em	HE/GE	na/ea	u=\G=	U () (G ()	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	0:10:5		E	C 101					
S	_					_		0	_					
(D)	_)			_		_	_					

Function

(1) The angle is calculated from the TAN (tangent) value specified by (S) is and its result is stored into the device specified by (D).



- (2) The angle (operation result) stored at ① is stored in radian units.
 For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
- (3) When the operation results in -0 or an underflow, the result is processed as 0.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leq \text{Specified device value} <2^{\text{1024}}$ The specified device value is -0.	_	_	_		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $		_			0	0

(1) The following program seeks the inverse tangent of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y40 to Y4F.

[Ladder Mode]



Calculates an angle (radian value) by TAN^{-1} operation (1).

Converts the radian value into an angle (2).


Converts the angle in 64-bit floating-point real number into an integer (3).

Outputs the integer-converted angle to a display device (4).

[List Mode]

Step	Instruction		Device		
0 1 4 7 10	LD ATAND DEGD INTD BCD END	SM400 D0 D10 D20 D30	D10 D20 D30 K4Y40		


[Operations involved when D0 to D3 value is 1]



7.12.13 RAD, RADP



 Basic model QCPU: The serial number (first five digits) is "04122" or later.




- (S) : Angle to be converted to radian units or head number of the devices where the angle is stored (real number)
- : Head number of the devices where the value converted in radian units will be stored (real number)

Setting	Internal	Devices	R, ZR	J	NO	U () \G	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O::\G::	2	E	Other
S	_					0	○ ^{*1}	0	_
(D)						0	○ ^{*1}	_	

*1: Applicable for the Universal model QCPU, LCPU.

Function

(1) Converts units of angle size from angle units designated by (s) to radian units, and stores result at device number designated by (D).



(2) Conversion from degree to radian units is performed according to the following equation:

Radian unit = Degree unit
$$\times \frac{\pi}{180}$$

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0.*2	0	0	0	0	_	
4140	The specified device value is not within the following range: $0,2^{\text{-}126} \leqq \text{ Specified device value } < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$.	_			_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mbox{ Operation result } $	_			_	0	0

^{*2:} There are CPU modules that will not result in an operation error if 0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example

(1) The following program converts the angle set by the 4 BCD digits at X20 to X2F to radians, and stores results as 32-bit floating decimal point type real number at D20 and D21.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0 1 4 7 10	LD BIN FLT RAD END	SM400 K4X20 D0 D0 D10 D10 D20

[Operations involved when X20 to X2F designate a value of 120]



7.12.14 RADD, RADDP




- s : Angle to be converted to radian units or head number of the devices where the angle is stored (real number)
- : Head number of the devices where the value converted in radian units will be stored (real number)

Setting	Internal	Internal Devices		J@\@		R, ZR		Harkea	umkem	HE/GE	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:1(G:)	211	E	Other					
S	_							0						
(D)														

Function

(1) The unit expressing the size of an angle is converted into the radian unit from the degree unit specified by ⑤, and its result is stored into the device specified by ⑥.



(2) Conversion from degree to radian units is performed according to the following equation:

Radian unit = Degree unit
$$\times \frac{\pi}{180}$$

(3) When the operation results in -0 or an underflow, the result is processed as 0.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leqq \text{ Specified device value } < 2^{\text{1024}}$ The specified device value is -0.	_	-	_		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $		_		_	0	0

(1) The following program converts the angle set by the 4 BCD digits at X20 to X2F to radians, and stores results as 64-bit floating decimal point type real number at D20 to D23.

[Ladder Mode]



Inputs an angle to be converted into a radian value (1).

Converts the input angle into a 64-bit floating-point real number (2).

Converts the converted angle into a radian value (3).

[List Mode]

Step	Instruction	Device		
0 1 3 6 9	LD BIN FLTD RADD END	SM400 K4X20 D0 D10	D0 D10 D20	


[Operations involved when X20 to X2F designate a value of 120]



7.12.15 DEG, DEGP



"04122" or later.



- \odot : Radian angle to be converted to degrees or head number of the devices where the radian angle is stored (real number)
- : Head number of the devices where the value converted in degrees will be stored (real number) **D**

Setting	Internal	Devices	R 7R	R, ZR J \		U []\G[]	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	O 1 O 5	2.11	E	Other
S	_			_		0	○*1	0	_
(D)	1			1		0	○ ^{*1}	_	_

Applicable for the Universal model QCPU, LCPU.

Function

(1) Converts units of angle size from radian units designated by (§) to angles, and stores result at device number designated by ①.



(2) The conversion from radians to angles is performed according to the following equation:

Degree unit = Radian unit
$$\times \frac{180}{\pi}$$

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0.*2	0	0	0	0		
4140	The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$.	_	_	_	_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mbox{ Operation result}\> $	_	_	_	_	0	0

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example

(1) The following program converts the radian value set with 32-bit floating decimal point type real number at D20 and D21 to angles, and stores the result as a BCD value at Y40 to Y4F.


[Ladder Mode]




[List Mode]

Step	Instruction	De	evice
0 1 4 7	LD DEG INT BCD	SM400 D20 D10 D0	D10 D0 K4Y40

[Operations involved when the values at D20 and D21 are 1.435792]



7.12.16 DEGD, DEGDP



- S : Radian angle to be converted to degrees or head number of the devices where the radian angle is stored (real number)
- ① : Head number of the devices where the value converted in degrees will be stored (real number)

Setting	Internal	Devices	R, ZR	J	JONO HE		Zn	Constants	Other
Data	Bit	Word	IX, L IX	Bit Word	U:::\G:::		E	Guici	
S	1							0	
(D)	1							_	

Function

(1) The unit expressing the size of an angle is converted into the degree unit from the radian unit specified by ⑤, and its result is stored into the device specified by ⑥.



(2) The conversion from radians to angles is performed according to the following equation:

Degree unit = Radian unit
$$\times \frac{180}{\pi}$$

(3) When the operation results in -0 or an underflow, the result is processed as 0.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leq \text{Specified device value} < 2^{\text{1024}}$ The specified device value is -0.	_	_	-		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $	_	_	_		0	0

Program Example

(1) The following program converts the radian value set with 64-bit floating decimal point type real number at D20 to D23 to angles, and stores the result as a BCD value at Y40 to Y4F.


[Ladder Mode]



[List Mode]


S	tep	Instruction	D	evice
	0 1 4 7	LD DEGD INTD BCD END	SM400 D20 D10 D0	D10 D0 K4Y40

[Operations involved when the values at D20 to D23 are 1.435792]



7.12.17 POW, POWP






- 🕄 : Exponentiation recipient data or head number of the devices where the exponentiation recipient data are stored (real number)
- ② : Exponentiation data or head number of the devices where the data are stored (real number)
- Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	JO/O		U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit V	Word	U:1(G:)		E	Other
S 1	_			_		0	0	△*1	_
<u>\$2</u>	_			_		0	0	△*1	-
(D)	_			_		0	0	_	

^{*1:} Available only for real number

Function

(1) This instruction raises the 32-bit floating-point data type real number specified by (s) to the number nth specified by (s) power, and then stores the operation result into the device specified by (D).



- (2) The following shows the values to be specified by and stored into §1 or §2.
 - 0, $2^{-126} \le |$ Set values (Storage values) | < 2^{128}
- (3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The values specified by \textcircled{s} or \textcircled{s} is not within the following range: 0, $2^{-126} \le \text{Specified value (storage value)} < 2^{128}$ The value of \textcircled{s} or \textcircled{s} is -0.	_	-	_		0	0
4141	The operation result is within the following range (when an overflow occurs): $2^{128} \leqq \mbox{ Operation result } $	_	ı	ı	_	0	0

(1) The following program raises the 32-bit floating-point data type real number data specified by D0 and D1 to the data specified by (D10 and D11)th power, when X10 is turned on. Then the program stores the operation result into D20 and D21.




D0

D1

0.22





S : Exponentiation recipient data or head number of the devices where the exponentiation recipient data are stored (real number)

D20

0.163

Exponentiation


operation

Setting	Internal	Devices	R, ZR	J@\@		U∷∖G∷	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	0::10:	2.11	E	Other
§ 1)	-					0	_	△ *1	_
<u>\$2</u>	-				0		_	△ *1	_
(D)	_					0	_	_	

*1: Available only for real number

Function

(1) This instruction raises the 64-bit floating-point data type real number specified by (s) to the number nth specified by (s) power, and then stores the operation result into the device specified by (D).



- (2) The following shows the values to be specified by and stored into $\ensuremath{\mathfrak{S}}$ or $\ensuremath{\mathfrak{S}}$
 - $0, 2^{-1022} \le |$ Set values (Storage values) $| < 2^{1024}$
- (3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The value specified by $\textcircled{9}$ or $\textcircled{9}$ is out of the range shown below. $0, 2^{-1022} \le $ Set value (storage value) $ < 2^{1024}$ The value of $\textcircled{9}$ or $\textcircled{9}$ is -0.	_	-	-		0	0
4141	The operation result is within the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $	_	_	_	_	0	0

Program Example

(1) The following program raises the 64-bit floating-point data type real number specified by D200 to D203 to the number nth specified by D0 to D3 power, when X10 is turned on. Then the program stores the operation result into D100 to D103.







Step	Instruction	Device
0	LD	SM402
1	EDMOV	E15.6 D200
4	EDMOV	E3 D0
7	LD	X10
8	POWD	D200 D0 D100
4.0	END	


[Operation]



7.12.19 SQR, SQRP



 Basic model QCPU: The serial number (first five digits) is "04122" or later.




- (S) : Data of which the square root is obtained or head number of the devices where the data is stored (real number)
- ① : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	J 🗆 🗀		U∷∖G∷	Zn	Constants	Other
Data	Bit	Word	14, =14	Bit	Word	O (O)		E	Canon
S				_		0	○ ^{*1}	0	-
(D)				_		0	○ ^{*1}		

*1: Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the square root of the value designated at (s), and stores the operation result in the device number designated at



(2) Only positive values can be designated by (s). (Operation cannot be performed on negative numbers.)

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in § is negative.	0	0	0	0	0	
4100	The specified device value is -0.*2	0	0	0	0	_	
4140	The specified device value is not within the following range: $0,2^{\text{-}126} \leqq \text{Specified device value} < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, or $\pm\infty$.	_	ı	_	_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mbox{ Operation result}\> $	_	_			0	0

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example

(1) The following program seeks the square root of the value set by the 4 BCD digits from X20 to X2F, and stores the result as a 32-bit floating decimal point type real number at D0 and D1.

[Ladder Mode]



[List Mode]


Step	Instruction	D	evice
0 1 4 7 10	LD BIN FLT SQRP END	SM400 K4X20 D20 D10	D20 D10 D0

[Operations involved when value designated by X20 to X2F is 650]



7.12.20 SQRD, SQRDP






- (S) : Data of which the square root is obtained or head number of the devices where the data is stored (real number)
- : Head number of the devices where the operation result will be stored (real number)

Setting	Internal Devices		R, ZR	J[]\[]		U (G)	Zn	Constants	Other
Data	Bit	Word	11, 2 11	Bit	Word	O:1(G:)		E	O tillo!
S	1							0	
(D)	_				•			_	_

Function

(1) Returns the square root of the value designated at (\$\sigma\$), and stores the operation result in the device number designated at (\$\sigma\$).



- (2) Only positive values can be designated by (s). (Operation cannot be performed on negative numbers.)
- (3) When the operation results in -0 or an underflow, the result is processed as 0.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in (§) is negative.		—		_	\circ	
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leq \text{Specified device value} < 2^{1024}$ The specified device value is -0.	_	1	ı	_	0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $	_	_	_	-	0	0

Program Example

(1) The following program seeks the square root of the value set by the 4 BCD digits from X20 to X2F, and stores the result as a 64-bit floating decimal point type real number at D0 to D3.

[Ladder Mode]




Inputs data used for square root operation (1).

Converts the input data into a 64-bit floating-point real number (②). Executes square root operation (③).


[List Mode]


Step	Instruction	D	evice
0 1 3 6	LD BIN FLTD SQRD FND	X0 K4X20 D20 D10	D20 D10 D0

[Operations involved when value designated by X20 to X2F is 650]



7.12.21 EXP, EXPP






- S : Data of which the exponential value is obtained or head number of the devices where the data is stored (real number)
- (real number)

Setting	Internal Devices		R, ZR	J	NE	U []\G[]	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O, (O)	2.11	E	Other
S	_)	_		0	○*1	0	_
D)	_		0	○ ^{*1}		_

^{*1:} Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the exponent of the value designated by ⑤, and stores the results of the operation at the device designated by ⑥.



(2) Exponent operations are calculated taking the base (e) to be "2.71828".

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The operation result is not within the following range:						
	$2^{-126} \le $ Operation result $ < 2^{128}$				_		
4100	The operation result is not within the following range:						
	$2^{-126} \le $ Operation result $ < 2^{128}$			0	0		
	The specified device value is -0.*2	0	0	0	0	_	_
4140	The specified device value is -0, unnormalized number, nonnumeric, or						
4140	±∞.				_	0	
	The operation result exceeds the following range (when an overflow						
4141	occurs):					\circ	\circ
	$2^{128} \le $ Operation result						

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

Program Example

(1) The following program performs an exponent operation on the value set by the 2 BCD digits at X20 to X27, and stores the results as a 32-bit floating decimal point real number at D0 and D1.


[Ladder Mode]



[List Mode]

Step	Instruction		Device	
0 1 4 5 8	LD BIN LD * LD>	X0 K3X20 X1 D20 D20	D20 K-1 K89	D20
11 14 15 16 19 22	OR< OUT LD I FLT EXP END	D20 M1 M1 D10 D10	K-88 D10 D0	

[Operations involved when value designated by X20 to X27 is 13]



^{*4:} The operation result will be under 2^{129} if the BCD value of X20 to X27 is less than 89, from the calculation loge 2^{129} = 89.4. Because setting a value of over 90 will return an operation error, turn M1 ON if a value of over 90 has been set to avoid the error.



Conversion from natural logarithm to common logarithm


In the CPU module, calculation is made using a natural logarithm.

To obtain a common logarithm value, enter in, (\$\sigma\$) a common logarithm value divided by 0.43429.

$$10^{x} = e^{\frac{x}{0.43429}}$$

7.12.22 EXPD, EXPDP






- S : Data of which the exponential value is obtained or head number of the devices where the data is stored (real number)
- : Head number of the devices where the operation result will be stored (real number)

Setting	Internal	Devices	R, ZR	J 🗆 🗀		U[]\G[]	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	U _{ij} (G _{ij}		E	St. iei
S	_					_		0	_
(D)	_					_		_	

Function

(1) Returns the exponent of the value designated by ⑤, and stores the results of the operation at the device designated by ⑥.



- (2) Exponent operations are calculated taking the base (e) to be "2.71828".
- (3) When the operation results in -0 or an underflow, the result is processed as 0.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0,2^{\text{-}1022} \leq \text{Specified device value} <2^{\text{-}1024}$ The specified device value is -0.	_	_	1		0	0
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mbox{ Operation result } $	_	_	_		0	0

(1) The following program performs an exponent operation on the value set by the 2 BCD digits at X20 to X31, and stores the results as a 64-bit floating decimal point real number at D0 to D3.

[Ladder Mode]



Inputs data used for exponent operation (1).

Checks the range of the value used for operation. *1


Converts the input data into a 64-bit floating-point real number (2).

Executes exponent operation (3).

[List Mode]

Step	Instruction		Device
0 1 4 7 8 9 12 15	LD BIN LD> OUT LDI FLTD EXPD END	X0 K3X20 D20 M0 M0 D20 D10	D20 K709 D10 D0

[Operations involved when value designated by X20 to X31 is 13]



*1: The operation result will be under 2^{1024} if the BCD value of X20 to X31 is less than 709, from the calculation loge $2^{1024} = 709.7832$.

Because setting a value of over 710 will return an operation error, turn M0 ON if a value of over 710 has been set to avoid the error.



Conversion from natural logarithm to common logarithm


In the CPU module, calculation is made using a natural logarithm.

To obtain a common logarithm value, enter in, (§) a common logarithm value divided by 0.43429.

$$10^{x} = e^{\frac{x}{0.43429}}$$

7.12.23 LOG, LOGP






- S : Data of which the natural logarithm is obtained or head number of the devices where the data is stored (real number)
- : Head number of the devices where the operation result will be stored (real number)

Setting	Internal Devices		R, ZR	J [] \ []		U \G	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	0:10:5		E	00.	
S	1			_		0	O ^{*1}	0	_	
(D)	_)	_		0	○*1	_	_	

^{*1:} Applicable for the Universal model QCPU, LCPU.

Function

(1) Returns the natural logarithm of the value designated by (s) taking (e) as base, and stores operation results at device designated by (D).



(2) Only positive values can be designated by (S). (Operation cannot be performed on negative numbers.)


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The value specified in (§) is negative.	0					
4100	The value specified in (§) is 0.					0	
	The specified device value is -0.*2	0	0	0	0		
	The specified device value is not within the following range:						
4140	$0, 2^{-126} \le $ Specified device value < 2^{128}		_ _				\circ
7140	The specified device value is -0, unnormalized number, nonnumeric,					0	
	and ±∞.						
	The operation result exceeds the following range (when an overflow						
4141	occurs):		_			\circ	0
	$2^{128} \le $ Operation result						

^{*2:} There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

(1) The following program seeks the natural logarithm of the value "10" set by D50, and stores the result at D30 and D31. [Ladder Mode]



Sets data used for natural logarithm operation (1)

Converts the operation data


into a 32-bit floating-point real number (2)

Executes natural logarithm operation (③)

[List Mode]


Step	Instruction	Device				
0 1 3 6 9	LD MOV FLT LOG END	SM400 K10 D50 D40	D50 D40 D30			

[Operation]



7.12.24 LOGD, LOGDP






- S : Data of which the natural logarithm is obtained or head number of the devices where the data is stored (real number)
- ① : Head number of the devices where the operation result will be stored (real number)

Setting	Internal Devices		R, ZR	J [] \		U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 2 11	Bit	Word	O1(G)	2	E	Other
S	_							0	
(D)	_		$\overline{}$	_					

Function

(1) Returns the natural logarithm of the value designated by (S) taking (e) as base, and stores operation results at device designated by (D).



- (2) Only positive values can be designated by (s). (Operation cannot be performed on negative numbers.)
- (3) When the operation results in -0 or an underflow, the result is processed as 0.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in (§) is negative.		_				
	The value specified in § is 0.)	
	The specified device value is not within the following range:						
4140	$0, 2^{-1022} \le $ Specified device value $ < 2^{1024}$		_		_	\circ	0
	The specified device value is -0.						
	The operation result exceeds the following range (when an overflow						
4141	occurs):		_		_	\circ	0
	$2^{1024} \le $ Operation result						

Program Example

(1) The following program seeks the natural logarithm of the value "10" set by D50, and stores the result at D30 to D33. [Ladder Mode]




Sets data used for natural logarithm operation (1).


Converts the operation data into a 64-bit floating-point real number (②).

Executes natural logarithm operation (3).

[List Mode]




[Operation]





7.12.25 LOG10, LOG10P





- (s) : Data of which the common logarithm is obtained or head number of the devices where the data are stored (real number)
- (real number) : Head number of the devices where the operation result will be stored (real number)

Setting	Internal Devices		R, ZR	J	NO	U::\G::	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U:1\G:3	211	E	Other
S	_			_		0		△ *1	
(D)	_					0			


^{*1:} Available only for real number.

Function

(1) This instruction obtains the value specified by

for common logarithm (logarithm with base 10), and then stores the operation result into the device specified by

.



- (2) Only positive values can be specified by S. (Operation cannot be performed on negative numbers.)
- (3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in (§) is negative.						
4100	The value specified in (§) is 0.						
	The specified device value is not within the following range:						
4140	$0, 2^{-126} \le $ Specified device value < 2^{128}				_	\circ	0
	The value specified by is -0.						
	The operation result is within the following range (when an overflow						
4141	occurs):		_	_	_	\circ	\circ
	$2^{128} \le $ Operation result						


(1) The following program obtains the value for common logarithm of the 32-bit floating-point data type real number specified by D600 or D601, when X10 is turned on. Then the program stores the operation result into D123 or D124.

[List Mode]

Step	Instruction	Device				
0 1 4 7	LD EMOV LOG10 END	MO E2.806 D600	D600 D123			


D123

[Operation]



7.12.26 LOG10D, LOG10DP






- © : Data of which the common logarithm is obtained or head number of the devices where the data are stored (real number)
- (real number)

Setting	Internal Devices		R, ZR	J:	NED	U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O :; (O :;	211	K, H	Other
S	_					_	•	△ *1	_
(D)	_					_		_	_

^{*1:} Available only for real number.

Function

(1) This instruction obtains the value specified by ⑤ for common logarithm (logarithm with base 10), and then stores the operation result into the device specified by ⑥.



- (2) Only positive values can be specified by §. (Operation cannot be performed on negative numbers.)
- (3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in (§) is negative.						
7100	The value specified in § is 0.					0	
	The specified device value is not within the following range:						
4140	$0, 2^{-1022} \le $ Specified device value $ < 2^{1024}$				_	\circ	0
	The value specified by ® is -0.						
	The operation result is within the following range (when an overflow						
4141	occurs):				_	\circ	0
	$2^{1024} \le $ Operation result						

Program Example

(1) This following program obtains the value for common logarithm of the 64-bit floating-point data type real number specified by D600 to D603 when M0 is turned on. Then the program stores the operation result into D123 to D126.

[List Mode]






[Operation]



7.12.27 RND, RNDP, SRND, SRNDP



 Basic model QCPU: The serial number (first five digits) is "04122" or later.



- ① : Head number of the devices where random numbers will be stored (BIN 16 bits)
- S : Random number serial data or the first number of the devices where the random number serial data is stored (BIN 16 bits)

Setting	Internal	nal Devices R, ZR		J∷	J [] \ [] U [] \ G []		Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:)(O:)	211	K, H	Other
(D)				0				_	
S				0				0	

The random number generation instruction generates random numbers conforming to a certain calculation formula. In the calculation using the formula, the result of previous calculation is used as a coefficient.

The random series change instruction can change the random number generation pattern.

RND

Generates random number of from 0 to 32767, and stores at device designated by ©.

SRND

Updates random number series according to the 16-bit BIN data being stored in device designated by (s).

Operation Error

(1) There is no operation error in the RND(P) or SRND(P) instruction.

Program Example

(1) The following program stores random number at D100 when X10 is turned ON.

```
        [Ladder Mode]
        [List Mode]


        0
        X10
        END
        D100
        Step
        Instruction
        Device

        0
        LD
        X10
        D100
        D100
```

(2) The following program updates a random number series according to the contents of D0 when X10 is turned ON.

7.12.28 BSQR, BSQRP, BDSQR, BDSQRP





- (S) : Data of which the square root is obtained or the number of the device where the data is stored (BSQR(P): BCD 4 digits, BDSQR(P): BCD 8 digits)
- $_{\odot}$ $\,$: Head number of the devices where the square root calculation result will be stored (BCD 4 digits)

Setting	Internal Devices R, ZR U_\G		Zn	Constants	Other				
Data	Bit	Word	14, 214	Bit	Word	O:;(O:)	2	K, H	Other
S				0				0	_
(D)			•	0				_	_

BSQR

(1) Returns the square root of the value designated at (\$\sigma\$), and stores the operation result in the device number designated at (\$\sigma\$).

- (2) Values that can be designated at (s) are BCD values with a maximum of 4 digits (from 0 to 9999).
- (3) The operation results of

 and

 +1 are stored as their respective BCD values of between 0 and 9999.
- (4) Operation results are rounded off from the fifth decimal place.
 For this reason, the fourth decimal place has an error of ±1.

BDSQR

(1) Calculates the square root of the values designated by (s) and (s)+1 and stores the results at the device designated by (D).



- (2) BCD value of a maximum of 8 digits (0 to 99999999) can be designated by (s) and (s)+1.
- (4) Operation results are rounded off from the fifth decimal place.
 For this reason, the fourth decimal place has an error of ±1.

Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in is not a BCD value.	_	0	0	0	0	0


Program Example

(1) The following program calculates the square root of BCD value 1325 and outputs the integer part to the 4 BCD digits from Y50 to Y5F, and the decimal fraction part to the 4 BCD digits from Y40 to Y4F.


[Ladder Mode]



[List Mode]




[Operation]



(2) The following program calculates the square root of BCD value 74625813 and outputs the integer part of the result to the 4 BCD digits at Y50 to Y5F, and the decimal fraction part to the 4 BCD digits from Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction		Device	
0 1 4 7 9	LD DMOV BDSQR MOV MOV END	SM400 H7462 D0 D2 D3	5813 D2 K4Y50 K4Y40	DO

[Operation]



7.12.29 BSIN, BSINP






- S : Data of which the SIN (sine) value is obtained or the number of the device where the data is stored (BCD 4 digits)
- : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting	Internal	ernal Devices J U U U		Zn	Constants	Other			
Data	Bit	Word	14, 214	Bit	Word	O:1(G:)		K, H	Other
S	0		Ó		0				
(D)	1				_				

(1) Calculates the SIN (sine) value of value (angle) designated by ⑤, and stores the sign of the operation result in the device designated at ⑥, and the operation result in the devices designated at ⑥+1 and ⑥+2.



- (2) The value designated at (s) is a BCD value which can be between 0 and 360 degrees (in units of degrees).
- (3) The sign for the operation result stored in (D) will be "0" if the result is a positive value, and "1" if the result is a negative value.
- (4) The operation results stored in ①+1 and ①+2 are BCD values between -1.000 and 1.000.
- (5) Operation results are rounded off from the fifth decimal place.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in (s) is not a BCD value. The data specified in (s) is not within the range from 0 to 360.	_	0	0	0	0	0
4101	The points of the device specified in exceed those of the corresponding device.	_			_	0	0

Program Example

(1) The program example below calculates the SIN of 3-digit BCD data designated by X20 to X2B, and outputs a 1-digit BCD part to the integer part from Y50 to Y53, and a 4-digit BCD fraction part from Y40 to Y4F.

Y60 is turned ON if the results of the operation are negative. (If a value has been set at X20 to X2F that is greater than 360, it will be adjusted to be in the range from 0 to 360.)

[Ladder Mode]



Processes so that the input angle is within 360° (1)

Executes SIN operation (2)

Outputs the integer part of the operation result to a display device (③)


Outputs the decimal fraction part of the operation result to a display device (4)

Outputs the sign of the operation result by ON or OFF (⑤)

[List Mode]


		 _		
Step	Instruction		Device	
0 1 5 8 11 13 14	LD B/ BS IN MOV MOV LD OUT FND	SM400 K3X20 D11 D21 D22 D20. 0 Y60	H360 D20 K1Y50 K4Y40	D10

[Operations involved when value designated by X20 to X2B is 590]



7.12.30 BCOS, BCOSP





- (S) : Data of which the COS (cosine) value is obtained or head number of the devices where the data is stored (BCD 4 digits)
- ① : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting	Internal	Devices R, ZR J U U G		U∷\G∷ Zn		Constants	Other		
Data	Bit	Word	14, 214	Bit	Word	O,10	211	K, H	Other
S	0)			_			
(D)	1				_				

Function

(1) Calculates COS (cosine) value of value (angle) designated by (S), then stores the sign for the operation result in the word device designated by (D), and the operation result in the word device designated by (D)+1 and (D)+2.

- (2) The value designated at (S) is a BCD value which can be between 0 and 360 degrees (in units of degrees).
- (3) The sign for the operation result stored in ① will be "0" if the result is a positive value, and "1" if the result is a negative value.
- (4) The operation results stored in ①+1 and ①+2 are BCD values between -1.000 and 1.000.
- (5) Operation results are rounded off from the fifth decimal place.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in (§) is not a BCD value. The data specified in (§) is not in the range from 0 to 360.	-	0	0	0	0	0
4101	The points of the device specified in exceed those of the corresponding device.				_	0	0

Program Example

(1) The following program calculates the cosine of the data designated by the 3 BCD digits from X20 to X2B and outputs the integer part of the result to 1 BCD digit from Y50 to Y53, and the decimal fraction part of the result to the 4 BCD digits from Y40 to Y4F.

Y60 is turned ON if the results of the operation are negative.


[Ladder Mode]



[List Mode]


Step		Instruction		Device	
0 1 5 8 11 13 14	•	LD B/ BCOS MOV MOV LD OUT END	SM400 K3X20 D11 D21 D22 D20. 0 Y60	H360 D20 K1Y50 K4Y40	D10

[Operations involved when value designated by X20 to X2B is 430]



7.12.31 BTAN, BTANP





- (S) : Data of which the TAN (tangent) value is obtained or head number of the devices where the data is stored (BCD 4 digits)
- (BCD 4 digits)

Setting	Internal	R, ZR		J∷	NED	U \G	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	0:10:5		K, H	Outer
S	0			0					_
(D)	_				_				_

Function

(1) Calculates TAN (tangent) value for value (angle) designated by ⑤, and stores the sign for the operation result in the word device designated by ⑥, and the operation result in the word device designated by ⑥+1 and ⑥+2.

- (2) The value designated at (s) is a BCD value which can be between 0 and 360 degrees (in units of degrees).
- (3) The sign for the operation result stored in ① will be "0" if the result is a positive value, and "1" if the result is a negative value.
- (4) The operation results stored at ①+1 and ①+2 are BCD values within the range of from -57.2901 and 57.2902.
- (5) Operation results are rounded off from the fifth decimal place.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The data specified in is not a BCD value.						
4100	The data specified in (s) is not in the range from 0 to 360.		0	0	0	0	0
	The data specified in (§) is 90° or 270°.						
4101	The points of the device specified in exceed those of the		_				
7101	corresponding device.						0

Program Example

(1) The following program calculates the tangent of the data stored in the 3 BCD digits from X20 to X2B, and stores the integer part of the results in the 4 BCD digits from Y50 to Y53, and the decimal fraction part in the 4 BCD digits from Y40 to Y4F.

Y60 is turned ON if the results of the operation are negative.

[Ladder Mode]



Processes so that the input angle is within 360° (1)

Uses MI as an interlock so that operation will not be executed if an input angle is 90° or 270°

Executes TAN operation (2)

Outputs the integer part of the operation result to a display device (\Im)


Outputs the decimal fraction part of the operation result to a display device (4)

Outputs the sign of the operation result by ON or OFF (5)

[List Mode]


Step	Instruc	tion	Device				
0 1 5 8 11 12 13 16 19 21 22 23	LD B/ LD= DR= DUT LD I BTAN MOV LD DUT END		SM400 K3X20 D11 D11 M1 M1 D11 D21 D22 D20. 0 Y60	H360 H90 H270 D20 K1Y50 K4Y40	D10		

[Operations involved when X20 to X2B designate a value of 390]



7.12.32 BASIN, BASINP






- S : Number of the device where data of which the SIN⁻¹ (inverse sine) value is obtained is stored (BCD 4 digits)
- (BCD 4 digits)

Setting	Internal	Devices	R, ZR	JONO		U_\G	U⊡∖G∷	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:;\O:;		K, H	Other	
S	_)		-	_	_			
(D)	0))		_	_	

(1) Returns the SIN⁻¹ (inverse sine) value of the value designated by (§) and stores operation results (angles) at device designated by (©).



- (2) A sign for the operation data is set at ⑤.

 If the operation data is a positive value, this is set at "0", and if it is a negative value, it is set at "1".
- (3) The part before the decimal point and fraction part are stored at \$\ext{\$\sigma}\$+1 and \$\ext{\$\sigma}\$+2 respectively, as BCD values. (Settings can be between 0 and 1.0000.)
- (4) Operation results stored at (a) are BCD values between 0 and 90 degrees, and 270 and 360 degrees (degree units).
- (5) Calculation results are a value from which the decimal fraction part has been rounded.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in § is not a BCD value.					\cap)
4100	The data specified in (§) is not within the range from -1.0000 to 1.0000.					0	
4101	The points of the device specified in (§) exceed those of the					0)
	corresponding device.						

Program Example

(1) The following program performs a SIN⁻¹ operation on the sign (positive when X0 is OFF, and negative when X0 is ON), the BCD 1-digit integer part from X30 to X33 and the BCD 4-digit decimal fraction part from X20 to X2F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction		evice
0	LD MOV	X0 K1	D0
3 4 6	LDI MOV LD	XO KO SM4OO	D0
7 10	MOV MOV	K1X30 K4X20	D1 D2
12 15 18	LD= AND<>	D1 D2 D1	K1 K0 K1
21 22	OR> OUT LD I	MO MO	K I
23 26	BASIN END	DO	K4Y40

[Operations involved when X20 to X33 designates value of 0.4753]



7.12.33 BACOS, BACOSP






- : Number of the device where data of which the COS⁻¹ (inverse cosine) value is obtained is stored (BCD 4 digits)
- : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting	Internal	Devices	R, ZR	J [] \ []		U::\G::	Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	U:;\G:;		Constants	Other	
S	-)					_		
0	0					0		_	_	

Function

(1) Returns the COS⁻¹ (inverse cosine) value of the value designated by (s), and stores operation results at device designated by (D).



- (2) A sign for the operation data is set at (S).

 If the operation data is a positive value, this is set at "0", and if it is a negative value, it is set at "1".
- (3) The part before the decimal point and fraction part are stored at \$\sigma\$+1 and \$\sigma\$+2 respectively, as BCD values. (Settings can be between 0 and 1.0000.)
- (4) The operation results stored at

 will be a BCD value in the range of between 0 and 180° (degree units).
- (5) Calculation results are a value from which the decimal fraction part has been rounded.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The operation data specified in (§) is not a BCD value. The operation data specified in (§) is not in the range from -1.0000 to 1.0000.	_	0	0	0	0	0
4101	The points of the device specified in (§) exceed those of the corresponding device.		_		_	0	0

Program Example

(1) The following program performs a COS⁻¹ operation on the sign (positive when X0 is OFF, and negative when X0 is ON), the BCD 1-digit integer part from X30 to X33 and the BCD 4-digit decimal fraction part from X20 to X2F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction	D	evice
0	LD	XO	
1	MOV	K1	D0
3 4	LDI	X0	
4	MOV	K0	D0
6	LD	SM400	
7	MOV	K1X30	D1
10	MOV	K4X20	D2
12	LD=	D1	K1
15	ĀND<>	D2	KO
18	OR>	D1	K1
21	OUT	MO	
22	ĹĎÍ	MO	
23	BACOS	DO	K4Y40
26	END		

[Operations involved if X0 and X20 to X33 designate a value of -0.7650]



7.12.34 BATAN, BATANP





- : Number of the device where data of which the TAN⁻¹ (inverse tangent) value is obtained is stored (BCD 4 digits)
- : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting	Internal Devices		R, ZR	J@\@		U::\G::	Zn	Constants	Other		
Data	Bit	Word	14, 214	Bit	Word	Uij\Gij		Constants	Other		
S	_		0		-				_		
(D)	0					0		_			

Function

(1) Performs TAN⁻¹ (inverse tangent) on value designated by (§) and stores operation results (angles) at device designated by (©).

- (2) A sign for the operation data is set at (s).

 If the operation data is a positive value, this is set at "0", and if it is a negative value, it is set at "1".
- (3) The part before the decimal point and fraction part are stored at \$\sigma\$+1 and \$\sigma\$+2 respectively, as BCD values. (Values from 0 to 9999.9999 can be set.)
- (4) Operation results stored at (a) are BCD values between 0 and 90 degrees, and 270 and 360 degrees (degree units).
- (5) Calculation results are a value from which the decimal fraction part has been rounded.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The operation data specified in (§) is not a BCD value.		\circ	\circ	0	\circ	0
4101	The points of the device specified in (§) exceed those of the corresponding device.		1	1		0	0

Program Example

(1) The following program performs a TAN⁻¹ operation on the sign (positive when X0 is OFF, and negative when X0 is ON), the BCD 4-digit integer part from X20 to X2F and the BCD 4-digit decimal fraction part from X30 to X3F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.


[Ladder Mode]



[List Mode]

Step	Instruction	Device	
0 1 3 4 6 7 9 11	LD MOV LD I MOV LD MOV MOV BATANP END	X0 K1 D0 X0 K0 D0 SM400 K4X20 D1 K4X30 D2 D0 K4Y44)


[Operations involved when X0 and X20 to X2F designate a value of 1.2654]



7.13 Data Control Instructions

7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP





- (S) : Lower limit value (minimum output threshold value) (BIN 16/32 bits)
- SQ : Upper limit value (maximum output threshold value) (BIN 16/32 bits)
- si : Input value to be controlled by the upper and lower limit control (BIN 16/32 bits)
- : Head number of the devices where the output value controlled by the upper and lower limit control will be stored (BIN 16/32 bits)


Setting	Internal	Devices	R 7R	R		R, ZR JONG Zn Constar		Constants	Other
Data	Bit	Word	11, 2 11			O:1(G:)		K, H	Canon
S 1				0				0	
S2				0				0	
\$3				0				0	_
(D)				0				_	

Function

LIMIT

(1) Controls the output value to be stored at the device designated by (1) by checking whether the input value (BIN 16 bits) designated by (3) is within the range of upper and lower limit values specified by (5) and (2) or not.

Output value is controlled in the way shown below:



- (2) Values in the range from -32768 and 32767 can be designated at (3), (2), and (3).
- (3) When control based only on upper limit values is performed, the lower limit value designated at

 ∫

 ∫


 ∫


 set at "—32678".
- (4) When control based only on lower limit values is performed, the upper limit value designated at (2) is set at "32767".

LIMIT, LIMITP, DLIMIT, DLIMITP

DLIMIT

(1) The function controls the output value to be stored at the device designated by (①, ①+1) by checking whether the input value (BIN 32 bits) designated by (③, ③+1) is within the range of upper and lower limit values specified by (⑤, ⑤)+1) and (⑥, ⑥)+1) or not.





- (2) The values designated by (⑤), ⑥)+1), (⑥), ⑥)+1), or (⑥), ⑥)+1) are within the range of -2147483648 to 2147483647.
- (3) To perform controls based only on the upper limit value, set the lower limit value designated by (⑤), ⑥)+1) to "-2147483648".
- (4) To perform controls based only on the lower limit value, set the upper limit value designated by (②, ②+1) to "2147483647".


Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The lower limit value specified in (s) is greater than the upper limit value specified in (s).	-	-	-	_	0	0

Program Example

(1) The following program conducts limit controls from 500 to 5000 on the data set as BCD values from X20 to X2F, and stores the result at D1 when X0 is turned ON.





[Operation]

• D1 becomes 500 if D0 < 500.

Example
$$D0 = 400 \rightarrow D1 = 500$$

• D1 becomes the value of D0 when $500 \le D0 \le 5000$.

Example
$$D0 = 1300 \rightarrow D1 = 1300$$


• D1 becomes 5000 when 5000 < D0.

Example
$$D0 = 9600 \rightarrow D1 = 5000$$

(2) The following program conducts limit value controls from 10000 to 1000000 on the data set as BCD values from X20 to X3F when X0 is turned ON.

[Ladder Mode]

[List Mode]



[Operation]

• (D11, D10) become 10000 if (D1, D0) are less than 10000.

Example
$$(D1, D0) = 400 \rightarrow (D11, D10) = 10000$$

• (D11, D10) become the value of (D1, D0) if $10000 \le (D1, D0) \le 1000000$.

Example
$$(D1, D0) = 345678 \rightarrow (D11, D10) = 345678$$

• (D11, D10) become 1000000 if 1000000 < (D1, D0).

Example (D1, D0)=
$$9876543 \rightarrow (D11, D10)=1000000$$


7.13.2 BAND, BANDP, DBAND, DBANDP



Device

D0 K1000000 D0

D10




- Sill : Lower limit value of dead band (no output band) (BIN 16/32 bits)
- ② : Upper limit value of dead band (no output band) (BIN 16/32 bits)
- Sign : Input value to be controlled by a dead band control (BIN 16/32 bits)
- (BIN 16/32 bits)

Setting	Internal	Devices	R, ZR	R, ZR U_\G_ Zn		Constants	Other		
Data	Bit	Word	11, 211	Bit Word	Word	O (O)	211	K, H	Other
(S1)				0				0	_
<u>\$2</u>				0				0	
§ 3				0				0	
(D)				0				_	

BAND

- (1) Controls the output value to be stored at the device designated by ① by checking whether the input value (BIN 16 bits) designated by ③ is within the range of dead band upper and lower limit values specified by ⑤ and ⑥ or not. Output value is controlled in the way shown below:




- (2) The values that can be designated by (3), (32), and (53) are in the range of from -32768 to 32767.
- (3) The output value stored at (a) is a signed 16-bit BIN value. Therefore, if the operation results exceed the range of from -32768 to 32767, the following will take place:


When:
$$\begin{cases} & \text{Dead band lower limit value } \$10 \\ & \text{Input value } \$3 \\ & \text{Output value } = -32768-10 = 8000_{\text{H}^-} \\ & \text{A}_{\text{H}} = 7FF6_{\text{H}} = 32758 \end{cases}$$

DBAND

(1) Controls the output value to be stored at the device designated by ① by checking whether the input value (BIN 32 bits) designated by (③, ⑤)+1) is within the range of dead band upper and lower limit values specified by (⑤), ⑥)+1) and (⑥), ⑥)+1) or not.

Output value is controlled in the way shown below:





(2) The values designated by (§), §)+1), (§), §)+1), or (§), §)+1) are within the range of from -2147483648 to 2147483647.

(3) The output value stored at ①, ①+1 is a signed 32-bit BIN value. Therefore, if the operation results exceed the range of from -2147483648 to 2147483647, the following takes place:

$$\label{eq:When: Dead band lower limit value (s), s)+1} \\ \text{Input value (s), s)+1)......1000} \\ \text{Output value = -2147483648-1000=800000000}_{H}\text{-000003E8}_{H} \\ = 7\text{FFFFC18}_{H} = 2147482648}$$

Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

	Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
Ī	4100	The lower limit value specified in (§) is greater than the upper limit value)
	1100	specified in ^(a) .						

Program Example

(1) The following program performs the dead band control by applying the lower and upper limits of 0 and 1000 for the data set in BCD at X20 to X2F and stores the result of control at D1 when X0 is turned ON.







ер	Instructio	n	Device)	
	LD BINP BANDP END	X0 K4X20 K0	D0 K1000	DO	D1

[Operation]

• "0" is stored at D1 if 0 ≤ D0 ≤ 1000.

Example
$$D0 = 500 \rightarrow D1 = 0$$

The value of (D0) — 1000 is stored at D1 if 1000 < D0.

(2) The following program performs the dead band control by applying the lower and upper limits of -10000 and 10000 for the data set at D0 and D1 and stores the result of control at D10 and D11 when X0 is turned ON

[Ladder Mode]

[List Mode]



[Operation]

• The value (D1, D0) - (-10000) is stored at (D11, D10) if (D1, D0) < (-10000).

Example
$$(D1, D0) = -12345 \rightarrow (D11, D10) = -2345$$

• The value 0 is stored at (D11, D10) if -10000 \leq (D1, D0) \leq 10000.


Example
$$(D1, D0) = 6789 \rightarrow (D11, D10) = 0$$

The value (D1, D0) -10000 is stored at (D11, D10) if 10000 < (D1, D0).

Example
$$(D1, D0) = 50000 \rightarrow (D11, D10) = 40000$$

7.13.3 ZONE, ZONEP, DZONE, DZONEP






- (S) : Negative bias value to be added to an input value (BIN 16/32 bits)
- ② : Positive bias value to be added to an input value (BIN 16/32 bits)
- (BIN 16/32 bits)
- (BIN 16/32 bits). Head number of the devices where the output value controlled by the zone control will be stored (BIN 16/32 bits).

Setting	Internal	Devices	R, ZR	J	\O	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	IX, ZIX	Bit	Word	O,\\O	ZII	K, H	Other
§ 1)				0				0	
<u>\$2</u>				0				0	_
\$3				0				0	_
(D)				0				_	


Function

ZONE

(1) Adds bias value designated by ③ or ② to input value designated by ⑤, and stores at device number designated by ⑥. Bias values are calculated in the following manner:




- (2) The values that can be designated by (3), (2), and (3) are in the range of from -32768 to 32767.
- (3) The output value stored at ① is a signed 16-bit BIN value. Therefore, if the operation results exceed the range of —32768 to 32767, the following will take place:




DZONE

(1) Adds bias value designated by (⑤), ⑥)+1) or (⑥), ⑥)+1) to input value designated by (⑥), ⑥)+1).

Addition of the bias value is performed as follows:





- (2) The values designated by (\$), \$)+1), (\$2), \$2+1), or (\$3), \$3+1) are within the range of from -2147483648 to 2147483647.
- (3) The value stored at (D, D+1) is a signed 32-bit BIN value.

 Therefore, if the operation results exceed the range of from -2147483648 to 2147483647, the following takes place:

When:
$$\begin{cases} & \text{Negative bias value (\$), \$)+1)....-1000} \\ & \text{Input value (\$), \$)+1)....-2147483648} \end{cases}$$
 Output value = $-2147483648 + (-1000) = 80000000_H + FFFFC18_H = 7FFFFC18 = 2147482648.$


Operation Error

(1) There is no operation error in the ZONE(P) or DZONE(P) instruction.

Program Example

(1) The following program performs zone control by applying negative and positive bias values of —100 to 100 for the data set at D0 and stores the result of control at D1 when X0 is turned ON.









[Operation]

• The value (D0) + (-100) is stored at D1 if D0 < 0.

- The value 0 is stored at D1 if D0 = 0.
- The value of (D0) + 100 is stored at D1 if 0 < D0.

(2) The following program performs zone control by applying negative and positive bias values of -10000 to 10000 for the data set at D0 and D1 and stores the result of control at D10 and D11 when X1 is turned ON.

[Ladder Mode]

[List Mode]



[Operation]


• The value (D1, D0) + (-10000) is stored at (D11, D10) if (D1, D0) < 0.

- The value 0 is stored at (D11, D10) if (D1, D0) = 0.
- The value (D1, D0) + 10000 is stored at (D11, D10) if 0 < (D1, D0).

7.13.4 SCL, SCLP, DSCL, DSCLP



 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



- (3) : Input values for scaling or head number of the device where input values are stored(BIN 16/32 bits)
- : Head number of the devices where scaling conversion data are stored(BIN 16/32 bits)
- (BIN 16/32 bits).


Setting	Internal	Devices	R, ZR J U		U []\G[]	Zn	Constants	Other	
Data	Bit	Word	11, 211	Bit	Word	U::\G::	2	K, H	Other
§ 1	_	0	0	0				0	_
<u>\$2</u>	_	0	0		-			_	_
(D)		0	0		0			_	_


Function

SCL(P)

(1) This instruction executes scaling for the scaling conversion data (16-bit data units) specified by (3) with the input value specified by (5), and then stores the operation result into the devices specified by (5).

The scaling conversion is executed based on the scaling conversion data stored in the device specified by 192 and up.






- (2) If the value does not result in an integer, this instruction rounds the value to the whole number.
- (3) Set the X coordinate of the scaling conversion data in ascending order.
- (4) Set the input value (s) within the range of the scaling conversion data (within the range of (s) devices).
- (5) If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.
- (6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.

DSCL(P)

(1) This instruction executes scaling for the scaling conversion data (32-bit data units) specified by ② with the input value specified ⑤), and then stores the operation result into the devices specified by ⑥.

The scaling conversion is executed based on the scaling conversion data stored in the device specified by and up.



- (2) If the value does not result in an integer, this instruction rounds the value to the whole number.
- (3) Set the X coordinate of the scaling conversion data in ascending order.
- (4) Set the input value (s) within the range of the scaling conversion data (within the range of (s) and (s)+1 devices).
- (5) If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.
- (6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.


Point &

(1) There are two searching methods that depend on whether SM750 is on or off.

SM750	Searching method	Range of number of searches
OFF	Sequential search	$1 \le \text{Number of times} \le 32767$
ON	Binary search	$1 \le \text{Number of times} \le 15$

- (2) When the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also changes. The number of searches determines the processing speed. Fewer number of serches make the processing run faster.
 - (a) If the data processing speed with the sequential search rises: If the number of coordinates is highest and the input value (3) is within the coordinate range from 1 to 15 point, the number of sequential searches will be 15 or smaller. Therefore, the data processing speed with the sequential search will rise.
 - (b) If the data processing speed with the binary search rises:

 If the maximum number of searches is 15 and the input value (S) is out of the coordinate range, 16 or over, the number of binary searches will be equal to the number of sequential numbers or smaller. Therefore, the data



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The X coordinates of the scaling conversion data positioned before the point specified in are not set in ascending order. (However, this error is not detected when SM750 is on.)						
4100	The input value specified in § is not within the range of the scaling conversion data set.		_	_	_	0	0
	The number of X and Y coordinates of the device specified in is is not within the range from 1 to 32767.						
4101	The number of X and Y coordinates of the device specified in is is not within the specified range.		_	_	_	0	0

D20

Device

D100

M100

D0

Program Example

(1) The following program executes scaling for the scaling conversion data of which the devices specified at D100 and up are set with the input value specified at D0, and then outputs the data at D20.

[Ladder Mode]


[List Mode]



[Operation]

Scaling conversion data component


Setting	item	Device	Setting contents	
Number of coord	inate points	D100	K5	
Point 1	X coordinate	D101	K5	
FOIIIL	Y coordinate	D102	K13	
Point 2	X coordinate	D103	K10	
FOIII 2	Y coordinate	D104	K15	
Point 3	X coordinate	D105	K17	(
Foilit 3	Y coordinate	D106	K13	(
Point 4	X coordinate	D107	K20	
1 01111 4	Y coordinate	D108	K8	
Point 5	X coordinate	D109	K25	
1 01111 3	Y coordinate	D110	K22	



7.13.5 SCL2, SCL2P, DSCL2, DSCL2P



 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- (BIN 16/32 bits)
- ② : Head number of the devices where scaling conversion data are stored(BIN 16/32 bits)
- (D) : Head number of the devices where output values depending on scaling are stored(BIN 16/32 bits).


Setting	Internal	Devices	R, ZR	J	JENE		Zn	Constants	Other		
Data	Bit	Word	10, 210	Bit	Word U[]\G[]		Bit Word		2	K, H	Other
<u>\$1</u>	_	0	0		0				_		
<u>\$2</u>	_	0	0					_	_		
(D)		0	0			0		_	_		

SCL2(P)

(1) This instruction executes scaling for the scaling conversion data (16-bit data units) specified by (2) with the input value specified by (3), and then stores the operation result into the devices specified by (D).

The scaling conversion is executed based on the scaling conversion data stored in the device specified by 192 and up.







- *n indicates the number of coordinates specified by (S2)
- (2) If the value does not result in an integer, this instruction rounds the value to the whole number.
- Set the X coordinate of the scaling conversion data in ascending order.
- Set the input value (s) within the range of the scaling conversion data (within the range of (s) devices).
- If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.

DSCL2(P)

(1) This instruction executes scaling for the scaling conversion data (32-bit data units) specified by (2) with the input value specified (s), and then stores the operation result into the devices specified by (D).

The scaling conversion is executed based on the scaling conversion data stored in the device specified by 192 and up.





- (2) If the value does not result in an integer, this instruction rounds the value to the whole number.
- Set the X coordinate of the scaling conversion data in ascending order.
- Set the input value (s) within the range of the scaling conversion data (within the range of (s) and (s)+1 devices). (4)
- If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.
- Specify the number of coordinate points of scaling conversion data from 1 to 32767.



When the coordinates of the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also change. The number of searches determines the processing speed. Fewer number of searches make the processing run faster. For details, refer to Page 560, Section 7.13.4.


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The X coordinates are not set in ascending order. The input value specified in is not within the range of the scaling conversion data set. The number of X and Y coordinates of the device specified in is is not within the range from 1 to 32767.		1			0	0
4101	The number of X and Y coordinates of the device specified in exceeds the specified range.	_	-	_	_	0	0


Program Example


(1) The following program executes scaling for the scaling conversion data of which the devices specified at D110 and up are set with the input value specified at D0, and then outputs the data at D200.



[Operation]

Scaling conversion data component






7.14 File register switching instructions

7.14.1 RSET, RSETP






s : Block number data used to change the block number or the number of the device where the block number data is stored (BIN 16 bits)

Setting	Internal	Internal Devices		J:::	NO	U::\G::	Zn	Constants	Other
Data	Bit	Word	R, ZR	Bit	Word	O 1 O		K, H	Outer
S					0				_

Function

(1) Changes the file register block number used in the program to the block number stored in the device designated at ⑤. Following the block number change, all file registers used in the sequence program are processed to the file register of the block number after the change.

Example When switching block number from block No. 0 to block No. 1



Point P

When a file register (R) is refreshed and the block No. of the file register is switched with the RSET instruction, follow restrictions.

For the restrictions on file registers, refer to Page 119, Section 3.10.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The block number specified in (§) does not exist.	_	_	_	_	0	0
4101	There is no file register for the specified block No.		_			0	0

Program Example

(1) The following program compares R0 of block No. 0 and R0 of block No. 1.


[Ladder Mode]



[List Mode]

Step	Instruction	De	evice
0	LD	SM400	
1 3 5	RSETP MOVP RSETP	K0 R0 K1	D0
ž	MOVP	RO	D1
9 12	LD= OUT	D0 Y40	D1
13 16	LD< OUT	DO Y41	D1
17 20 21	LD> OUT END	DO Y42	D1


[Operation]



7.14.2 QDRSET, QDRSETP



Universal model QCPU: Models other than Q00UJCPU



(character string) set, or head number of the devices where the character string data is stored (character string)


Setting	Internal Devices		R, ZR	J	NED	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:;\G:;	2.11	\$	Other
<u>s</u>				-				0	

(1) Changes the file register file name used in the program to the file name being stored at the device designated by (s). After the file names have been changed, all the file registers being used by the sequence program process the file register of the renamed file.

The block No. of the file register of the renamed file is 0.

Block number switches are performed by the RSET instruction.

Example When switching from Drive No. 1/File name B to Drive No. 3/File name A



(2) Drive number can be designated from 1 to 4.

(The drive number cannot be designated as drive 0 (program memory).)

Note that available drives vary depending on the CPU module used.

Refer to the manual of the CPU module and check the drives that can be specified.

- (3) It is not necessary to designate the extension (.QDR) with the file name.
- (4) A file name setting can be deleted by designating the NULL character (00_H) for the file name.
- (5) File names designated with this instruction will be given priority even if a drive number and file name have been designated in the parameters.



- 1. If the file name is changed with the QDRSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN. To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QDRSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.
- 2. For refreshing a file register, do not change the file name of the file register with the QDRSET instruction. For restrictions on file registers, refer to Page 119, Section 3.10.

Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The file name does not exist at the drive number specified in §.		0	0	0	0	

Program Example

(1) The following program compares R0 of ABC in block No. 1 and R0 of DEF in block No. 1.


[Ladder Mode]



[List Mode]


Step	Instruction	D	evice
0 1 6 8 13 15 18 19 22 23 26	LD QDRSETP MOVP LD= OUT LD< OUT LD> OUT END	X0 "1:ABC" R0 "1:DEF" R0 D0 Y40 D0 Y41 D0 Y42	D0 D1 D1 D1 D1

[Operation]



7.14.3 QCDSET, QCDSETP






(character string) atta of the drive No./file name in which the comment file is set, or head number of the devices where the character string data is stored (character string)

Settii	ng	Internal	Devices	R, ZR	J@\@		JONO		J@\@		U 🗀 \G 🗀	Zn	Constants	Other
Data	ì	Bit	Word	14, 214	Bit Word			\$	Othici					
(\$)									0					

(1) Changes the file register file name used in the program to the file name being stored at the device designated by (s). After the file name change, comment data being used by the sequence program perform processing in relation to the comment data of the file name after the change.

Example When switching from Drive No. 1/File name B to Drive No. 4/File name B



(2) Drive number can be designated from 1 to 4.

(The drive number cannot be designated as drive 0 (program memory).)

Note that available drives vary depending on the CPU module used.

Refer to the manual of the CPU module and check the drives that can be specified.

- (3) It is not necessary to designate the extension (.QCD) with the file name.
- (4) A file name setting can be deleted by designating the NULL character (00_H) for the file name.
- (5) File names designated with this instruction will be given priority even if a drive number and file name have been designated in the parameters.



If the file name is changed with the QCDSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN.

To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QCDSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.

Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The file name does not exist at the drive number specified in §.	1	0	0	0	0	0

Program Example

(1) The following program switches object file to file name ABC. QCD at drive No. 1 when X0 is ON, and to DEF. QCD at drive No. 3 when X1 is ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0 1 6 7 12	LD QCDSETP LD QCDSETP END	X0 "1 : ABC" X1 "4 : DEF"

Caution

- (1) This instruction will not be executed even when the execution command of this instruction is ON while SM721 (file access in execution) is ON for the Universal model QCPU and LCPU. Execute this instruction when SM721 is OFF.
- (2) For the LCPU, when drive 2 (SD memory card) is specified as the drive number, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

7.15 Clock instructions

7.15.1 DATERD, DATERDP






: Head number of the devices where the read clock data will be stored (BIN 16 bits)

Setting	Internal	Internal Devices		J@/@		U []\G[]	Zn	Constants	Other
Data	Bit	Word	R, ZR	Bit	Word	U:1\G:		Constants	Other
(D)	_)						

Function

(1) Reads "year, month, day, hour, minute, second, and day of week" from the clock element of the CPU module and stores it as BIN value to the device designated by ① or later device.



- (2) The "year" at (2) is stored as 4-digit year indication.
- (3) The "day of week" at D+6 is stored as 0 to 6 to represent the days Sunday to Saturday.

Day of week	Sun	Mon	Tue	Wed	Thu	Fri	Sat
Stored data	0	1	2	3	4	5	6

(4) Compensation is made automatically for leap years.

Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the device specified by ① exceeds the range of the corresponding device.			_		0	0

Program Example

(1) The following program outputs the following clock data as BCD values:

 Year
 Y70 to Y7F

 Month
 Y68 to Y6F

 Day
 Y60 to Y67


 Hour
 Y58 to Y5F

 Minute
 Y50 to Y57

 Second
 Y48 to Y4F

 Week
 Y44 to Y47


[Ladder Mode]



[List Mode]

Step	Instruction	Device				
0 1 3 6 9 12 15 18 21	LD DATERD BCD BCD BCD BCD BCD BCD BCD BCD BCD BC	SM400 D0 D0 D1 D2 D3 D4 D5 D6	K4Y70 K2Y68 K2Y60 K2Y58 K2Y50 K2Y50 K2Y48 K1Y44			

[Operation]



7.15.2 DATEWR, DATEWRP






Si : Head number of the devices where clock data to be written into the clock device is stored (BIN 16 bits)

Setting	Internal Devices		R. ZR	J__		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:7(G:)		Constants	Other
(8)	_						_		

(1) Writes clock data stored in the device number designated by (s) or later device number to the clock element of the CPU module.



- (2) Each item is set as a BIN value.
- (3) The "year" at (3) is designated by using four-digit year indication between 1980 to 2079.
- (4) S+1 designates the "month" in values of from 1 to 12 (January to December).
- (5) S+2 designates the "day" in values of from 1 to 31.
- (6) (s)+3 designates the "hour" in values of from 0 to 23 (using 24-hour clock, from 0 hours to 23 hundred hours). (Uses the 24-hour clock.)
- (7) S+4 designates the "minute" in values of from 0 to 59.
- (8) S+5 designates the "second" in values of from 0 to 59.
- (9) s+6 designates the "day of week" in values of from 0 to 6 (Sunday to Saturday).

Day of week	Sun	Mon	Tue	Wed	Thu	Fri	Sat
Stored data	0	1	2	3	4	5	6

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value outside the setting range has been set for each item.	_	_			0	0
4101	The range of the device specified by (§) exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example

(1) The following program writes the following clock data to the clock element as BCD values when X40 is turned ON.

Year	X30 to X3F	Hour	. X18 to X1F
Month	X28 to X2F	Minute	. X10 to X17
Day	X20 to X27	Second	. X8 to XF
Week	X4 to X7		


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X40
1	BIN	K4X30 D0
4	BIN	K2X28 D1
7	BIN	K2X20 D2
10	BIN	K2X18 D3
13	BIN	K2X10 D4
16	BIN	K2X8 D5
19	BIN	K1X4 D6
22	DATEWRP	DO
24	END	

[Operation]



7.15.3 DATE+, DATE+P





- (BIN 16 bits)
- ② : Head number of the devices where the time data to be added for adjustment is stored (BIN 16 bits)
- ① : Head number of the devices where the result of addition of clock (time) data will be stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NO	U_\G_	Zn	Constants	Other			
Data	Bit	Word	14, 214	Bit Word	O:1(O:)		Constants	Other				
S 1	_)	-								
<u>\$2</u>	_)	_					_			
D	_						_					

Function

(1) Adds the time data designated by ② to the clock data designated by ③, and stores the result into the area starting from the device designated by ⑤.




For example, adding the time 7:48:10 to 6:32:40 would result in the following operation:

S 1	Hour: 6		\$2	Hour: 7	D	Hour: 14
§1) +1	Minute: 32	+	<u>\$2</u> +1	Minute: 48	D+1	Minute: 20
S1)+2	Second: 40		S2 +2	Second: 10	D+2	Second: 50

(2) If the results of the addition of time exceed 24 hours, 24 hours will be subtracted from the sum to make the final operation result.

For example, if the time 20:20:20 were added to 14:20:30, the result would not be 34:40:50, but would instead be 10:40:50.





See Page 573, Section 7.15.2 for further information regarding the data that can be set for hours, minutes, and seconds.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for and and and and and and and and		_		_	0	0
4101	The range of the device specified by (§), (§) or (①) exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example

(1) The following program adds 1 hour to the clock data read from the clock element, and stores the results in the area starting from D100 when X20 is ON.

[Ladder Mode]




Process

[List Mode]


Step	Instruction		Device		
0 1 3 5 8	LD DATERDP MOVP DMOVP DATE+P FND	X20 D0 K1 K0 D3	D10 D11 D10	0	100

[Operation]


• Time data read operation triggered by DATERDP instruction.



• Addition triggered by DATE+P instruction.



7.15.4 DATE-, DATE-P



- 3) : Head number of the devices where the clock time data to be adjusted by substraction is stored (BIN 16 bits)
- : Head number of the devices where time data to be subtracted for adjustment is stored (BIN 16 bits)
 - : Head number of the devices where the result of subtraction of clock (time) data will be stored (BIN 16 bits)


Setting	Internal	Devices	R, ZR	J	NO	U_\G_	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O10		Oonstants	Other
§ 1)	_			-					
<u>\$2</u>	_			-					
(D)							_		

Function

(1) Subtracts the time data designated by (2) from the clock data designated by (3), and stores the result into the area starting from the device designated by (1).


		Data range		I	Data range		D	ata range
S 1	Hour	(0 to 23)	S2	Hour	(0 to 23)	D	Hour	(0 to 23)
<u>\$1</u> +1	Minute	(0 to 59) —	<u>\$2</u> +1	Minute	(0 to 59)	⇒ D+1	Minute	(0 to 59)
S1)+2	Second	(0 to 59)	(S2)+2	Second	(0 to 59)	(D) +2	Second	(0 to 59)

For example, if the clock time 3:50:10 were subtracted from the clock time 10:40:20, the operation would be performed as follows:



DATE-, DATE-P

(2) If the subtraction results in a negative number, 24 will be added to the result to make a final operation result. For example, if the clock time 10:42:12 were subtracted from 4:50:32, the result would not be -6:8:20, but rather would be 18:8:20.





See Page 573, Section 7.15.2 for further information regarding the data that can be set for hours, minutes, and seconds.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for and is not within the setting range.		_		_	0	0
4101	The range of the device specified by §), © or © exceeds the range of the corresponding device.		_	_	_	0	0

Program Example


(1) The following program subtracts the time data stored in devices starting from D10 from the clock data read from the clock element when X1C is turned ON, and stores the result at devices starting from R10.

R10




[Operation]

· Time data read operation triggered by DATERDP instruction.




 Subtraction as triggered by DATE-P instruction (when 10 hours, 40 minutes, and 10 seconds have been designated by D10 to D12).



7.15.5 SECOND, SECONDP






- (BIN 32 bits)

Setting	Internal	Devices	R, ZR	J 🗀 \	Ω	U□/G□	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word			Constants	Other
S	-	C)	_				_	_
(D)	0	C)			0		_	_

Function

(1) Converts the time data stored in the area starting from the device designated by (S) to seconds and stores the conversion result into the device designated by (D).



For example, if the value were 4 hours, 29 minutes, and 31 seconds, the conversion would be made as follows:




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for is not within the setting range.				_	0	0
4101	The range of the device specified by (§) exceeds the range of the corresponding device.					0	0

Program Example

(1) The following program converts the clock time data read from the clock element into second when X20 is turned ON, and stores the result at D100 and D101.




[List Mode]



HOUR, HOURP

[Operation]


• Time data read operation triggered by DATERDP instruction.



· Conversion to seconds as triggered by the SECONDP instruction.



7.15.6 HOUR, HOURP



Process Redundant Universal


LCPU

- (BIN 32 bits)


Setting	Internal	Devices	R, ZR	JO\O		U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U:;\G:;	2.11	K, H	Other
S	0					0		0	_
(D)	_					_			

Function

(1) Converts the data in seconds stored in the device number designated by (s) to an hour/minute/second format, and stores the conversion result into the area starting from the device designated by (D).



For example, if 45325 seconds were the value designated, the conversion operation would be conducted as follows:



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for is not within the setting range.				_	0	0
4101	The range of the device specified by ① exceeds the range of the corresponding device.		_	_	_	0	0

Program Example

(1) The following program converts the seconds stored at D0 and D1 into an hour, minute, second format, and stores the result at devices starting from D100 when X20 is turned ON.

[Ladder Mode]

[List Mode



[Operation]


 Conversion to hour minute, and second format by the HOURP instruction (when the value 40000 seconds has been designated by D1 and D0).



7.15.7 DT=, DT<>, DT>, DT<=, DT<, DT>=



 QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- (BIN 16 bits)
- ② : Head number of the devices where the data to be compared are stored (BIN 16 bits)
 - : Value of the data to be compared or the number of the stored data to be compared (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J_\(\(\)		Zn	Constants	Other	
Data	Bit	Word	14, 214	Bit	Word	U:;\G:;		K, H	31.161
§ 1)						_		-	-
<u>\$2</u>	_			-		_		_	_
n	_	(0		0	_		

Function

- (1) This instruction compares the date data specified by (s) with those specified by (s), or the date data specified by (s) with current date data. Setting n can determine the data to be compared.
 - (a) Comparison of given date data
 - This instruction treats the date data specified by 🕄 and 🕄 as a normally open contact, and then compares the data in accordance with the value of n.



DT=, DT<>, DT>, DT<=, DT<, DT>=

- (b) Comparison of current date data
 - This instruction treats the date data specified by (s) and the current date data as a normally open contact, and then compares the data in accordance with the value of n.
 - Time data specified by (2) is treated as dummy data, and is ignored.






When either ③ or ② corresponds to any of the following in comparing given or current date data with given date data, the operation error (error code: 4101) or a malfunction may occurs.

- The range of the devices to be used for the index modification is specified over the range of the device specified by (s) or (s2).
- File registers are specified by 🛐 or 🕸 without a register set.
- (2) This instruction sets BIN values for each item.
- (3) This instruction sets the year of four digits selected from 1980 to 2079 with the BIN value specified by 🕄 or 🕸.
- (4) This instruction sets the month selected from 1 to 12 (January to December) with the BIN value specified by §9+1 or \$2+1.
- (5) This instruction sets the day selected from 1 to 31 (1st to 31st) for with the BIN value specified by \$\ointil{\omega}\$ +2 or \$\ointil{\omega}\$ +2.
- (6) This instruction specifies the following values at n so that the data to be compared can be specified. The bit configuration specified at n is as follows.

This instruction specifies 0 at bits from 3rd to 14th. The instruction will be non-conductive status without specifying 0 regardless of the operation result.



- (a) Date data to be compared (from 0 to 2nd bit)
 - 0: Does not compare specified date data (year/month/day).
 - 1: Compares specified date data (year/month/day).
- (b) Operation data to be compared (15th bit)
 - 0: Compares the date data specified by (5) with the date data specified by (2).
 - 1: Compares the date data specified by (s) with the current date data.
 - Ignores the date data specified by §2.

(c) The following table shows processing details of bits to be compared.

n value for comparison of specified date data with given date data	n value for comparison of specified date data with current date data	Date to be compared	Processing details
0001 _H	8001 _H	Day	Comparison of days (\$1+2)
0002 _H	8002 _H	Month	Comparison of months (🗐+1)
0003 _H	8003 _H	Month, day	Comparison of months (\$1+1) and days (\$1+2)
0004 _H	8004 _H	Year	Comparison of years (🗐)
0005 _H	8005 _H	Year, day	Comparison of years (⑤1) and days (⑤1+2)
0006 _H	8006 _H	Year, month	Comparison of years (⑤) and months (⑥)+1)
0007 _H 8007 _H		Year, month, day	Comparison of years (⑤), months (⑥)+1), and days (⑥)+2)
Other than 0001 _H to 0007 _H , 8001 _H to 8007 _H		No objects	No comparison of years (⑤), months (⑥+1), and days (⑥+2) (Non-conductive)

(7) If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Even if they are not recognized as date data but the range of the devices is within the setting range, SM709 will not be turned on.


Moreover, if the range of devices specified by (s) to (s)+2 or (s) to (s)+2 exceeds the range of specified devices, SM709 will be turned on after the instruction execution and no-conductive status will be made.

Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.

(8) The following table shows the comparison operation results for each instruction.

Instruction symbols in	Condition	Comparison operation result	Instruction symbols in	Condition	Comparison operation result
DT=	§1) = §2)		DT=	§1) ≠ §2)	
DT<>	§1) ≠ §2)		DT<>	§2 = §1	
DT>	§1) > §2)	Conductive status	DT>	§1) ≦ §2)	No-conductive
DT<=	§1) ≦ §2)		DT<=	§1) > §2)	status
DT<	§1) < §2)		DT<	§1) ≧ §2	
DT>=	\$1 ≧ \$2		DT>=	§1) < §2)	

(a) The following figure shows the comparison example of dates.



The following table shows the conductive states resulting from performing the comparison operation of the dates A, B, and C shown above.

Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

Comparison	Comparison condition						
objects	A <b< th=""><th>B<c< th=""><th>A<c< th=""></c<></th></c<></th></b<>	B <c< th=""><th>A<c< th=""></c<></th></c<>	A <c< th=""></c<>				
Day	0	×	×				
Month	×	0	×				
Month, day	×	0	×				
Year	0	0	0				
Month, day	0	0	0				
Year, month	0	0	0				
Year, month, day	0	0	0				
No objects	×	×	×				

○: Conductive ×: No-conductive

DT=, DT<>, DT>, DT<=, DT<, DT>=

- (b) Even if the dates to be compared do not exist practically, this instruction executes the comparison operation for the objects with the settable dates in accordance with the following condition.
 - Date A: 2006/02/30 (This date is settable, though it does not exist.)
 - Date B: 2007/03/29
 - Date C: 2008/02/31 (This date is settable, though it does not exist.)

Comparison	С	Comparison condition					
objects	A <b< th=""><th>B<c< th=""><th>A<c< th=""></c<></th></c<></th></b<>	B <c< th=""><th>A<c< th=""></c<></th></c<>	A <c< th=""></c<>				
Day	×	×	0				
Month	×	×	×				
Month, day	0	×	0				
Year	0	0	0				
Month, day	0	0	0				
Year, month	0	0	0				
Year, month, day	0	0	0				
No objects	×	×	×				

○: Conductive ×: No-conductive

Operation Error

(1) There is no operation error in the DT=, DT<>, DT>, DT<=, DT<, or DT>= instruction.

Program Example

(1) The following program compares the data stored in D0 with the data (year, month, and day) stored in D10, and makes Y33 be conductive status when the data stored in D0 meet the data stored in D10.








Step	Instruction	D	Device		
0	LDDT=	D0	D10	K7	
4	OUT	Y33			
5	FND				

(2) The following program compares the data stored in D0 with the current date data (year and month), and makes Y33 be conductive status when the data stored in D0 do not meet the current date data, when M0 is turned on.

[Ladder Mode]



[List Mode]



(3) The following program compares the data stored in D0 with the data (year and day) stored in D10, and makes Y33 be conductive status when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.

[Ladder Mode]




[List Mode]




(4) The following program compares the data stored in D0 with the current date data (year), and makes Y33 be conductive status when the value of the current date data is the data value stored in D0 or larger.

[Ladder Mode]




[List Mode]



Basic High performance Process Redundant Universal LCPU

7.15.8 TM=, TM<>, TM>=, TM<=, TM<, TM>=

QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- E) : Head number of the devices where the data to be compared are stored (BIN 16 bits)
- ② : Head number of the devices where the data to be compared are stored (BIN 16 bits)
- n : Value of the data to be compared or the number of the stored data to be compared (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J:	JONO UONGO		Zn	Constants	Other
Data	Bit	Word	Ν, ΖΝ	Bit	Word	O:1(G:)		K, H	Caller
§ 1	-					_		-	_
<u>\$2</u>	_					_		_	_
n	_)			0		0	

Function

- (1) This instruction compares the clock data specified by (§1) with those specified by (§3), or the clock data specified by (§3) with the current time data. Setting n determines the data to be compared.
 - (a) Comparison of given clock data
 - This instruction treats the clock data specified by (s) and the clock data specified by (s) as a normally open contact, and compares the data in accordance with the value of n.



- (b) Comparison of current time data
 - This instruction treats the clock data specified by (§1) and the current time data as a normally open contact, and compares the data in accordance with the value of n.
 - This instruction treats the clock data specified by (s) as dummy data and ignores the data.



Point P


When either 🕄 or 🕄 corresponds to any of the following conditions in comparing given or current time data with specified clock data, the operation error (error code: 4101) or a malfunction may occurs.

- The range of the devices to be used for the index modification is specified over the range of the device specified by so or s.
- File registers are specified by (\$1) or (\$1) without a register set.
- (2) This instructions set BIN values for each item.
- (3) This instructions sets the time selected from 0 to 23 (midnight to 23 o'clock) with the BIN value specified by ⑤ or ⑤. (Uses the 24-hour clock.)

TM=, TM<>, TM>, TM<=, TM<, TM>=

- (4) This instructions sets the minute selected from 0 to 59 (0 to 59 minutes) with BIN value specified by (3)+1 or (3)+1.
- (5) This instructions sets the second selected from 0 to 59 (0 to 59 seconds) with BIN value specified by (3)+2 or (3)+2.
- (6) This instructions specifies the following values at n so that the data to be compared can be specified. The bit configuration specified at n is as follows.

This instruction specifies 0 at bits from 3rd to 14th. The instruction will be non-conductive status without specifying 0 regardless of the operation result.



- (a) Clock data to be compared (from 0 to 2nd bit)
 - 0: Does not compare specified clock data (hour/minute/second).
 - 1: Compares specified clock data (hour/minute/second).
- (b) Operation data to be compared (15th bit)
 - 0: Compares the clock data specified by (s) with the clock data specified by (s).
 - 1: Compares the clock data specified by
 s) with the current time data.
 Ignores the clock data specified by
 s).
- (c) The following table shows processing details of bits to be compared.

n value for comparison of pecified clock data with given clock data	n value for comparison of specified clock data with current time data	Time to be compared	Processing details
0001 _H	8001 _H	Second	Comparison of seconds (\$1+2)
0002 _H	8002 _H	Minute	Comparison of minutes (S1+1)
0003 _H	8003 _H	Minute, second	Comparison of minutes (\$1+1) and seconds days (\$1+2)
0004 _H	8004 _H	Hour	Comparison of hours (S1)
0005 _H	8005 _H	Hour, second	Comparison of hours (⑤) and seconds (⑥)+2)
0006 _H	8006 _H	Hour, minute	Comparison of hours (S1) and minutes (S1+1)
0007 _H	8007 _H	Hour, minute, second	Comparison of hours (⑤), minutes (⑥)+1), and seconds (⑥)+2)
Other than 0001 _H to 0007 _H , 8001 _H to 8007 _H		No objects	No comparison of hours (⑤), minutes (⑥)+1), and seconds (⑥)+2) (Non-conductive)


(7) If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.

Moreover, if the range of devices specified by (s) to (s)+2 or (s) to (s)+2 exceeds the range of specified devices, SM709 will be turned on and no-conductive status will be made.

(8) The following table shows the comparison operation results for each instruction.

Instruction symbols in	Condition	Comparison operation result	Instruction symbols in	Condition	Comparison operation result
TM=	S1 = S2		TM=	§1) ≠ §2)	
TM<>	§1) ≠ §2)		TM<>	S2 = S1	
TM>	§1) > §2)	Conductive status	TM>	§1) ≦ §2)	No-conductive
TM<=	§1) ≦ §2	Conductive status	TM<=	§1) > §2)	status
TM<	§1) < §2)		TM<	§1) ≧ §2	
TM>=	\$1 ≥ \$2		TM>=	§1) < §2)	

(a) The following figure shows the comparison example of time.



The following table shows the conductive states resulting from performing the comparison operation of the dates A, B, and C shown above.

Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

Comparison objects	Comparison condition						
Companison objects	A <b< th=""><th>B<c< th=""><th>A<c< th=""></c<></th></c<></th></b<>	B <c< th=""><th>A<c< th=""></c<></th></c<>	A <c< th=""></c<>				
Second	0	×	×				
Month	×	0	×				
Month, day	×	0	×				
Hour	0	0	0				
Hour, second	0	0	0				
Hour, minute	0	0	0				
Hour, minute, second	0	0	0				
No objects	×	×	×				

: Conductive x: No-conductive

Operation Error

(1) There is no operation error in the TM=, TM<>, TM>, TM<=, TM<, or TM>= instruction.

Program Example

(1) The following program compares the data stored in D0 with the data (hour, minute, and second) stored in D10, and makes Y33 be conductive status when the data stored in D0 meet the data stored in D10.








Step	Instruction	Devi		
0 4 5	LDTM= OUT END	D0 Y33	D10	K7

(2) The following program compares the data stored in D0 with the current time data (hour and minute), and makes Y33 be conductive status when the data stored in D0 do not meet the current date data, when M0 is turned on.

[Ladder Mode]



[List Mode]



(3) The following program compares the data stored in D0 with the data (hour and second) stored in D10, and makes Y33 be conductive status when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.

[Ladder Mode]





Step	Instruction	De	vice	
0 1 5 6	LD ANDTM> OUT END	MO DO Y33	D10	K

TM=, TM<>, TM>, TM<=, TM<, TM>=

(4) The following program compares the data stored in D0 with the current time data (hour), and makes Y33 be conductive status when the value of the current time data is the data value stored in D0 or larger.

[Ladder Mode]



[List Mode]

Step	Instruction	Dev		
0 1 5 6	LD ORTM<= OUT END	MO DO Y33	D10	H8004

7.16 Expansion Clock Instructions

Basic










7.16.1 S.DATERD, SP.DATERD

 High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.




(D) : Head number of the devices where the read clock data will be stored (BIN 16 bits)

Setting	Internal Devices		R. ZR	J	NIII	U::\G::	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U:1\G:3	2	Constants	Other
(D)	_								

Function

(1) Reads "year, month, day, hour, minute, second, day of the week, and millisecond" from the clock element of the CPU module, and stores it as BIN value into the device specified by ① or later device.



- (2) The "year" at (D) is stored as 4-digit year indication.
- (3) The "day of the week" at @+6 is stored as 0 to 6 to represent the days Sunday to Saturday.

Day of week	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday
Stored data	0	1	2	3	4	5	6

(4) Compensation is made automatically for leap years.

Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the device specified by exceeds the range of the corresponding device.	-	-		_	0	0

Program Example

(1) The following program outputs the following clock data as BCD values:

 Year
 Y70 to Y7F

 Month
 Y68 to Y6F

 Day
 Y60 to Y67

 Hour
 Y58 to Y5F


 Minute
 Y50 to Y57

 Second
 Y48 to Y4F

 Week
 Y44 to Y47

 Millisecond
 Y38 to Y43


[Ladder Mode]



[List Mode]

Step	Instruction		Device
0 1 7 10 13 16 19 22 25 28 31	LD SP. DATERD BCD BCD BCD BCD BCD BCD BCD BCD BCD BC	D0 D1 D2 D3 D4 D5 D6 D7	D0 K4Y70 K2Y68 K2Y60 K2Y58 K2Y50 K2Y48 K1Y44 K3Y38

[Operation]



Caution

- (1) This instruction reads clock data and stores those to a specified device even if a wrong clock data is set to the CPU module. (example: Feb. 30th)
 - When setting clock data with the DATEWR instruction or GX Developer, make sure to set a correct data.
- (2) Time error of reading a clock data of millisecond is a maximum of 2ms. (Difference between the data memorized by clock element inside of the CPU module and the data read by this function.)
- (3) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
 - (a) Digit specification: K4
 - (b) Head of device: multiple of 16


When the above conditions (a) and (b) are not met, INSTRCT CODE ERR.

(error code: 4004) will occur.

7.16.2 S.DATE+, SP.DATE+



 High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.




- (S) : Head number of the devices where the clock data to be adjusted by addition is stored (BIN 16 bits)
- : Head number of the devices where the time data to be added for adjustment is stored (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	J () () () () () () () () () (Zn	Constants	Other			
Data	Bit	Word	11, 211	Bit	Word	O1(O)		Oonstants	Other			
§ 1)	_						_					
(S2)				_								
(D)							_					

Function

(1) Adds the time data designated by ② to the clock data designated by ③, and stores the result into the area starting from the device designated by ⑤.



For example, adding the time 7:48:10:500 to 6:32:40:875 would result in the following operation:



S.DATE+, SP.DATE+


(2) If the results of the addition of time exceed 24 hours, 24 hours will be subtracted from the sum to make the final operation result.

For example, when the time 20:20:20:500 is added to 14:20:30:875, the result is not 34:40:51:375, but 10:40:51:375.

S1	Hour: 14		S2	Hour: 20	D	Hour: 10
S1)+1	Minute: 20		©2) +1	Minute: 20	D +1	Minute: 40
S1)+2	Second: 30	+	©2)+2	Second: 20	D +2	Second: 51
S1)+3	-		S2)+3	-	D+3	-
S1)+4	Millisecond: 875		<u>\$2</u> +4	Millisecond: 500	D +4	Millisecond: 375



Devices, ⑤)+3, ⑥)+3, and ⑥)+3 are not used for operation. A clock data read by the S(P).DATERD instruction can be directly added.



When the clock data is read by the S(P).DATERD instruction, day of week is inserted between "second" and "millisecond".

If the S(P).DATE+ instruction is used to read the clock data, the data can be directly used for addition since it does not perform the calculation for the day of a week.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for and and is not within the setting range. (See Function (1).)	-	0	0	0	0	0
4101	The range of the device specified by (§), (§) or (①) exceeds the range of the corresponding device.	_	_	_	_	0	0

Caution


- (1) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
 - (a) Digit specification: K4
 - (b) Head of device: multiple of 16

When the above conditions (a) and (b) are not met, INSTRCT CODE ERR. (error code:4004) will occur.

Program Example

(1) The following program adds 1 hour to the clock data read from the clock element, and stores the results into the area starting from D100 when X20 is turned ON.

[Ladder Mode]



Reads out the clock element data to D0 or later.


Sets the time to D10 or later.

[List Mode]

Step	Instruction		Device	
0 1 7 9 11 13 15	LD SP. DATERD MOVP MOVP MOVP MOVP SP. DATE+	X20 K1 K0 K0 K0 D3	D0 D10 D11 D12 D14 D10	D100

[Operation]

• Time data read operation by the SP.DATERD instruction




· Addition by the SP.DATE+ instruction

D3	Hour: 10	D10	Hour: 1	D100	Hour: 11
D4	Minute: 23	D11	Minute: 0	D10 ⁻	Minute: 23
D5	Second: 41	+ D12	Second: 0	□ D102	Second: 41
D6	2 (Tuesday)	D13	-	D103	-
D7	Millisecond: 100	D14	Millisecond: 0	D104	Millisecond: 100



7.16.3 S.DATE-, SP.DATE-

 High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.



- S : Head number of the devices where the clock time data to be adjusted by substraction is stored (BIN 16 bits)
- : Head number of the devices where time data to be subtracted for adjustment is stored (BIN 16 bits)
- (BIN 16 bits) : Head number of the devices where the result of subtraction of clock (time) data will be stored (BIN 16 bits)


Setting	Internal	rnal Devices		Internal Devices R, ZR J U \(\)		Zn	Constants	Other	
Data	Bit	Word	K, ZK	Bit	Word	O:;\G:;		Constants	Other
§ 1	1						_		
<u>\$2</u>									
(D)	_			_					

Function


(1) Subtracts the time data designated by (2) from the clock data designated by (3), and stores the result into the area starting from the device designated by (3).

		Setting data			Setting data	Setting data		
S1	Hour	(0 to 23)	S2	Hour	(0 to 23)	D	Hour	(0 to 23)
S1) +1	Minute	(0 to 59)	©2)+1	Minute	(0 to 59)	D+1	Minute	(0 to 59)
S1)+2	Second	(0 to 59) -	S2 +2	Second	(0 to 59)	D+2	Second	(0 to 59)
S1)+3	-		©2+3	-		D+3	-	
S1)+4	Millisecond	(0 to 999)	<u>\$2</u> +4	Millisecond	(0 to 999)	D+4	Millisecond	(0 to 999)

For example, when the clock time 3:50:10:500 is subtracted from the clock time 10:40:20:875, the operation is performed as follows:



(2) If the subtraction results in a negative number, 24 will be added to the result to make a final operation result. For example, when the clock time 10:42:12:500 is subtracted from 4:50:32:875, the result is not 6:8:20:375, but 18:8:20:375.





Devices, ⑤)+3, ⑥2+3, and ⑥+3 are not used for operation.

A clock data read by S(P).DATERD instruction can be directly subtracted.



When the clock data is read by the S(P).DATERD instruction, day of week is inserted between "second" and "millisecond".

If the S(P) DATE- instruction is used to read the clock data.

If the S(P).DATE- instruction is used to read the clock data, the data can be directly used for subtraction since it does not perform the calculation for the day of the week.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for and is not within the setting range. (See Function (1).)	_	0	0	0	\circ	0
4101	The range of the device specified by (§), (§) or (①) exceeds the range of the corresponding device.				_	0	0

Caution


- (1) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
 - (a) Digit specification: K4
 - (b) Head of device: multiple of 16

When the above conditions (a) and (b) are not met, INSTRCT CODE ERR. (error code:4004) will occur.

Program Example

(1) The following program subtracts the time data stored in the area starting from D10 from the clock data read from the clock element when X1C is turned ON, and stores the result into the area starting from D100.

[Ladder Mode]




S.DATE-, SP.DATE-

[List Mode]


Step	Instruction		Device	
0 1 7 9 11 13 15 23	LD SP. DATERD MOVP MOVP MOVP MOVP SP. DATE- END	X1C K10 K40 K10 K500 D3	D0 D10 D11 D12 D14 D10	D100

[Operation]

• Time data read operation by the SP.DATERD instruction



• Subtraction by the SP.DATE- instruction



7.17 Program control instructions

(1) Processing when the execution type is converted with the program control instruction is as follows.


Execution type before change		Executed I	nstruction	
Execution type before change	PSCAN	PSTOP	POFF	PLOW
Scan execution type	No change-remains scan type execution.		Output turned OFF in next scan.	
Initial execution type	Becomes scan execution type.	Becomes stand-by type.	Becomes stand-by type from the next scan after that.	Becomes low speed execution type.
Stand-by type	excedition type.	No change-remains stand-by type	Ignored	
Low speed execution type	Low speed execution type execution is stopped, becomes scan execution type from the next scan. (Execution from step 0)	Low speed execution type execution is stopped, becomes stand-by type from next scan.	Low speed execution type execution is stopped, and output is turned OFF in the next scan. Becomes stand-by type from the next scan after that.	No change -remains low speed execution type.
Fixed scan execution type	Becomes scan execution type.	Becomes stand-by type.	Output turned OFF in next scan. Becomes stand-by type from the next scan after that.	Becomes low speed execution type.



Once the fixed scan execution type program is changed to another execution type, it cannot be returned to the fixed scan execution type.

(2) As program execution type conversions by PSCAN and PSTOP instructions occur at the END processing, such conversions are impossible during program execution.


When different execution types have been set for the same program in the same scan, the execution type will be that specified by the execution switching command that was executed last.



- *1: The order of "GHI" and "DEF" program execution is determined by the program settings parameters.
- Switching from the fixed scan execution type program to the execution type program is performed in the following timing.
- (a) For the Universal model QCPU, LCPU
 - The execution type is changed when the execution of the fixed scan execution type is stopped at the END processing after the program control instruction execution.
- (b) Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU The execution of the fixed scan execution type is stopped at the execution of the program control instruction, and the execution type is changed at the END processing.
- (3) When the POFF instruction is executed, the output is turned OFF at the next scan, and the execution type will be the stand-by type at the second next scan and later.
 - If executed prior to the output OFF processing, the program control instruction is ignored.

7.17.1 PSTOP, PSTOPP





(character string) is Character string for the name of the program file to be set in the stand-by status or head number of the devices where the character string data is stored (character string)

Setting	Internal	Devices	R, ZR	J∷	N	unken	U_\G_ Zn		Other
Data	Bit	Word	14, 214	Bit	Word	O:1.G:3		\$	Other
S	_)					0	_

Function

- (1) Places the file name program stored in the device designated by (§) in the stand-by status.
- (2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the stand-by type.
- (3) The specified program is placed in the stand-by status when END processing is performed.
- (4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
- (5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the file name specified by so does not exist.	_	0	0	0	0	0
2412	The program type of the file name specified by (§) is the SFC program.		0	0	0	0	0
4101	The range of the device specified by (§) exceeds the range of the corresponding device.	-	0	0	0	0	0

Program Example

(1) The following program places the program with the file name ABC in the stand-by status when X0 goes ON.


-[PSTOPP "ABC"]

[List Mode]

[Ladder Mode]

7.17.2 POFF, POFFP





(s) : File name of the program to be set in the standby status by turning OFF the output, or the device where the file name is stored (character string)

Setting	Internal	Internal Devices		J(\)		U_\G_	Zn	Constants	Other
Data	Bit	Word	R, ZR	Bit	Word	J (G		\$	Other
S	_							0	_

Function

- (1) Changes the execution type of the program with the file name stored in the device designated by §.
 - Scan execution type :Turns OFF outputs at the next scan (Non-execution processing). Programs are set as the stand-by type after the subsequent scan.
 - Low speed execution type :Stops the execution of the low speed execution type program and turns OFF outputs at the next scan. Programs are set as the stand-by type after the subsequent scan.
- (2) Only the programs stored in the drive No. 0 (program memory) can be set as the stand-by type.
- (3) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
- (4) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the file name specified by does not exist.	_	0	0	0	0	0
4101	The range of the device specified by (§) exceeds the range of the corresponding device.	_	0	0	0	0	0

Remark

1. Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.

The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

```
OUT instruction

SET instruction

RST instruction

SFT instruction

Basic instruction

Application instruction

PLS instruction

Pulse generation instruction ( P)

Current value of low speed/high speed timer

Current value of counter

Forced OFF

Maintains status


Processing identical to when condition contacts are OFF

Current value of retentive timer

Preserves
```


Program Example

(1) The following program makes the program with the file name ABC non-executionable and places it in the standby status when X0 is turned ON.



7.17.3 PSCAN, PSCANP





s) : File name of the program to be set as a scan execution type, or head number of the devices where the file name is stored (character string)

Setting	Internal	Devices	R, ZR	J	NO	U []\G[]	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	0:10:3		\$	Outer
<u>s</u>								0	


Function

- (1) Sets the program whose file name is being stored at the device designated by (§) in the scan execution type.
- (2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the scan execution type.

(3) Designated programs assume the scan execution type with END processing.

Example

When programs A, B, and C exist and program A performs "PSCAN" of program D.



- (4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
- (5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the file name specified by ® does not exist.		0	0	0	0	0
2504	The specified file name is the SFC program, and the SFC program for the other file name has been already started. (For the High Performance model QCPU, Process CPU, Redundant CPU)	_	0	0	0	_	_
4101	The range of the device specified by (§) exceeds the range of the corresponding device.	_	0	0	0	0	0
4131	The specified file name is the SFC program, and the SFC program for the other file name has been already started. (Dual activation error of the SFC program)	_	_	_	_	0	0

Program Example

(1) The following program sets the program with file name ABC as scan execution type when X0 is turned ON.







S : File name of the program to be set as a low speed execution type, or head number of the devices where the file name is stored (character string)


Setting	Internal Devices		R, ZR	J	NED	U \G	Zn	Constants	Other
Data	Bit	Word	11, 2 11	Bit	Word	O:!\G:!		\$	Other
<u>\$</u>	_	(0	_

Function

- (1) Sets the program whose file name is being stored at the device designated by (s) in low-speed execution type.
- (2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the low speed execution type.
- (3) Designated programs assume the low speed execution type with END processing.

Example

When programs A, B, and C exist and program A performs "PLOW" of program D. (Assume that the constant scan has been set.)



- (4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
- (5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the specified file name does not exist.	_	0	0	_	_	_
4235	There is a CHK instruction in the program with the specified file name.		0	0			_

Program Example


(1) The following program sets the program with file name ABC as low-speed execution type when X0 is turned ON.

[Ladder Mode] [List Mode]



7.17.5 PCHK





© : File name of the program whose execution status will be checked (character string)

Setting	Internal	Devices	R, ZR	J	NII)	U∷∖G∷	Zn	Constants	Other
Data	Bit	Word	14, 214	R, ZR Bit Word		0:10:5		\$	Othici
S				_				0	_

Function

- (1) Checks whether the program of the specified file name is in execution or not (non-execution).
- (2) The instruction is in conduction when the program of the specified file name is in execution, and the instruction is in non-conduction when the program is in non-execution.
- (3) Specify the file name without an extension (.QPG). For example, specify "ABC" when the file name is ABC.QPG.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the specified file name does not exist.	_	0	0	0		_

Program Example

(1) Program that keeps Y10 ON when the program file "ABC.QPG" is being executed.





Non-execution indicates that the program execution type is a stand-by type.

Execution indicates that the program execution type is a scan execution type (including during output OFF (during non-execution processing)), low speed execution type or fixed scan execution type.

Point P


The PCHK instruction is in conduction when the program of the specified file name (target program) is in execution, and the instruction is in non-conduction when the program is in non-execution.

When the target program is set to non-execution (stand-by type) with the POFF instruction, the PCHK instruction is in conduction while the non-execution processing of the target program is being performed.

At the END processing of the scan where the non-execution processing is completed, the target program is put into non-execution (stand-by type), and the PCHK instruction is brought into non-conduction.


Therefore, note that if the PCHK instruction is executed for the program where the non-execution processing has been completed by the POFF instruction, the PCHK instruction may be brought into conduction.

The following chart shows the operation performed when program A executes the POFF instruction of program B and program C executes the PCHK instruction of program B with the programs being executed in order of program A, program B and program C.




7.18 Other instructions

7.18.1



Function

- (1) Resets watchdog timer during the execution of a sequence program.
- (2) Used in cases where the scan time exceeds the value set for the watchdog timer due to prevailing conditions. If the scan time exceeds the watchdog timer setting value on every scan, change the watchdog timer settings at the peripheral device parameter settings.
- (3) Make sure that the setting for t1 from step 0 to the WDT instruction and the setting for t2 from the WDT instruction to the END (FEND) instruction do not exceed the setting value of the watchdog timer.




- (4) The WDT instruction can be used two or more times during a single scan, but care should be taken in such cases, because of the time required until the output goes OFF during the generation of an error.
- (5) Scan time values stored at the special register will not be cleared even if the WDT or WDTP instruction is executed. Accordingly, there are times when the value for the scan time for the special register is greater than the value of the watchdog timer set at the parameters.

Operation Error

(1) There is no operation error in the WDT(P) instruction.

Program Example

(1) The following program has a watchdog timer setting of 200ms, when due to the execution conditions program execution requires 300ms from step 0 to the END (FEND) instruction.



7.18.2 DUTY






- n1 : Number of scans for ON (BIN 16 bits)
- n2 : Number of scans for OFF (BIN 16 bits)
- (D) : User timing clock (SM420 to SM424, SM430 to M434) (bits)

Setting	g Internal Dev	Internal Devices		R, ZR	J:	MED	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit Word	O:;(O:)		K, H	Outer		
n1	0				0		•	•	_	
n2	0		0							
(D)	○*1		_							

^{*1:} Only SM420 to SM424, SM430 to SM434 can be used.

Function

(1) Turns the user timing clock (SM420 to SM424, SM430 to M434), designated by ①, ON for the duration equivalent to the number of scans specified by n1, and OFF for the duration equivalent to the number of scans specified by n2.



- (2) Scan execution type programs use SM420 to SM424, and low speed execution type programs use SM430 to SM434.
- (3) The following will take place if both n1 and n2 have been set for 0:
 - (a) n1=0, $n2\ge0$ SM420 to SM424 and SM430 to SM434 will stay OFF.
 - (b) n1>0, n2=0 SM420 to SM424 and SM430 to SM434 will stay ON.
- (4) The data designated by n1, n2, and ① is registered with the system when the DUTY instruction is executed, and the timing pulse is turned ON and OFF by END processing.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error	Error details		QnH	QnPH	QnPRH	QnU	LCPU
4100	The values of n1 and n2 are less than 0.					0	0
4101	The device specified in ① is not from SM420 to SM424 or SM430 to SM434.		_	_	_	0	0

Program Example

(1) The following program turns SM420 ON for 1 scan, and OFF for 3 scans if X0 is ON.



[Operation]



7.18.3 тімснк



 Basic model QCPU: The serial number (first five digits) is "04122" or later.



- ② : Device where the set value of measurement is stored (BIN 16 bits)
- D : Device to be turned ON at time-out (bits)

Setting	Internal Devices				R, ZR	J []\[]		U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O iJ (O i)		K, H	Other		
§1)	_								_		
<u>\$2</u>	0					0			_		
0	0	_	_						_		

Function

- (1) Measures the ON time of the device used as a condition, and turns ON the device specified by ② if the condition device remains ON for longer than the time set to the device specified by ⑤.
- (2) The current value of the device specified by (S) is cleared to 0 and the device specified by (D) is turned OFF at the leading edge of the execution command.
 - The current value of the device designated by (§1) and the ON status of the device designated by (D) are retained after the execution command turns OFF.
- (3) Set the set value of measurement in units of 100ms.


Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	de Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The device that cannot be specified has been specified.			_		0	0


Program Example

(1) Program where the ON time of X0 is set to 5s, the current value storage device to D0, and the device that will turn ON at time-out to Y10.



7.18.4 ZRRDB, ZRRDBP






- n : Serial byte number for the file register to be read (BIN 32 bits)
- (BIN 16 bits)

Setting	Internal Devices		Internal Devices		Internal Devices		R, ZR	J	\	U_\G_	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:;(O:)	-	K, H	Other				
n				0	,			0	_				
(D)				0				_	_				


Function

(1) Reads the serial byte number designated by n that does not signify a block number, and stores at the lower 8 bits of the device designated by ①.

The upper 8 bits designated by ① will become 00_H.




(2) The correspondence between file register numbers and serial byte numbers is as indicated below:



(a) If the value of n has been designated as 23560, the data at the lower 8 bits of ZR11780 will be read.



(b) If the value of n has been designated as 43257, the data at the upper 8 bits of ZR21628 will be read.




Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Erro	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
410	The specified device number (serial byte number) exceeds the available range.					0	0

Program Example

(1) The following program reads the lower 8 bits of ZR16000 and the upper 8 bits of ZR16003, and stores them at D100 and D101 when X0 is ON.




[Operation]



7.18.5 ZRWRB, ZRWRBP






- : Serial byte number for the file register to be written (BIN 32 bits)
- S : Number of the device where the data to be written is stored (BIN 16 bits)

Setting	Internal Devices		R, ZR	J	NO	U_\G_	Zn	Constants	Other
Data	Bit	Word	Ιζ, ΖΙζ	Bit	Word	O:; (O:)		K, H	Other
n					0				_
S					0				_


Function

(1) Writes the lower 8 bits of data stored in the device designated by (S) that does not signify a block number to the file register of the serial byte number designated by n.


The upper 8 bits of data in the device designated by are ignored §.




(2) The correspondence between file register numbers and serial byte numbers is as indicated below:



If n = 12340 is specified, the data will be written to the lower 8 bits of ZR6170.



If n = 43257 is specified, the data will be written to the upper 8 bits of ZR21628.




Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The specified device number (serial byte number) exceeds the available range.	_	_		_	0	0

Program Example

(1) The following program writes the data at the lower bits of D100 and D101 to the lower 8 bits of ZR16000 and the upper 8 bits of ZR16003 when X0 is turned ON.










- S : Number of the device whose indirect address is read out (Device name)
- (D) : Head number of the device where the indirect address of the device designated by (S) will be stored (BIN 32 bits)

Setting	Internal	Devices	R, ZR	J	NED	U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:1(O:)	2.11	Constants	Other
S		0					_		
(D)		0							

Function

(1) Stores the indirect address of the device designated by (S) at (D) and (D)+1.

The address stored at the device designated by ① is used when an indirect device address is performed by the sequence program.



(2) A bit device designation cannot be made at S.

Operation Error

(1) There is no operation error in the ADRSET(P) instruction.



7.18.7 KEY






- S : Head number of the devices (X) to which a numeral will be input (bits)
- n : Number of digits of the numeral to be input (BIN 16 bits)
- $\ensuremath{\textcircled{\scriptsize 0}}$: Head number of the devices where the input numeral will be stored (BIN 16 bits)
- ② : Number of the bit device to turn ON at the completion of input (bits)


Setting	Internal	Devices	R, ZR	J∷	MED	U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O 1 O 5	211	K, H	Other
S	○ (Only X)	_	_			•	_	_	
n	0						-		
© 1	_						_		
<u>©2</u>	0				0				

Function

(1) Fetches ASCII data from the 8 points of input (X) designated by (\$\oints\$), converts it to hexadecimal values and stores the result in the area starting from the device designated by (\$\oints\$).




For example, in a case where the number of digits (n) of input data has been set at 5, and the values " 31_H ", " 33_H ", " 35_H ", " 35_H ", and " 39_H " have been input through X10 to X18 of the input module, the following will take place:




(2) Numerical input to input (X) designated by (S) undergoes bit development at (S) through (S)+7 and is input as the ASCII code corresponding to the numbers.

ASCII code which can be input is from 30_H (0) to 39_H (9), and from 41_H (A) to 46_H (F).



(3) After ASCII code is input to ⑤ to ⑥+7, the strobe signal at ⑥+8 goes ON to incorporate the designated numbers internally.


The strobe signal should be held at its ON or OFF status for more than one scan of the sequence program. If this time is less than 1 scan, there will be cases when the data is correctly incorporated.



(4) Be sure to keep the execution command (condition contact for the KEY instruction) ON until the specified number of digits has been input.


The KEY instruction cannot be executed if the execution command turns OFF.

(5) The digits for the numbers actually fetched to ① will be stored at the device designated by ②, and these will be converted to the ASCII codes input at ②+1 and ②+2, converted to hexadecimal BIN values, and stored.



- (6) The number of digits that can be designated by n is from 1 to 8.
- (7) Fetching of the input data is completed when any of the inputs shown below has been made. At the completion, the bit device designated by (2) is turned ON.
 - · When the number of digits specified by n has been input
 - When the "0DH" code has been input

For example, the operations at the location designated if n = 5 will be as indicated below:



If input processing is to be performed a second time, it is necessary to clear the number of digits input and the input data stored at \bigcirc , and turn OFF the designated device at the user program.

If 1 is not cleared and 2 not turned OFF, the next input processing cannot be performed.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The device specified in ⑤ is not an input (X) device. The number of digits specified in n is outside the range from 1 to 8.		0	0	1		

Program Example

(1) The following program fetches data of the 5 or fewer digits from the numerical keypad connected to X20 to X28, and stores it to the area from D0 to D2 when X0 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction				
0 1 2 3 7 8 10 15 16 17	LD AN I SET FMOVP LD MOVP KEY LD RST RST END	X0 M0 M0 K0 M0 K5 X20 M10 M10	D0 D10 D10	K3 D0	M 10

[Operation]



7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP





Head number of the devices to/from which contents of an index register are saved/recovered (BIN 16 bits)

Setting	Internal	Devices	R, ZR		NO	U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 2 11	Bit	Word	O:1(G:)		Constants	Other
(D)							_		


Function

ZPUSH


(1) Saves the contents of the following index registers to after the device specified by D.

(When contents of an index register are saved, ① + 0 (the number of saves made) is increased by 1.)


- · Basic model QCPU: Z0 to Z9
- High Performance model QCPU/Process CPU/Redundant CPU: Z0 to Z15
- Universal model QCPU/LCPU: Z0 to Z19
- (2) The ZPOP instruction is used for data recovery. Nesting is possible within the ZPUSH to ZPOP cycle.
- (3) If nesting has been done, each time the ZPUSH instruction is executed, the field used following ① will be added to, so a field large enough to accommodate the number of times the instruction will be used should be maintained from the beginning.
- (4) The composition of the field used following ① is as shown below:
 - · When Basic model QCPU is used



• When using a High Performance model QCPU/Process CPU/Redundant CPU



· When using Universal model QCPU/LCPU



ZPOP

(1) Recovers the contents saved in the area starting from the device designated by ① to the index register. (When the saved content is read out to the index register, ① + 0 (the number of saves made) is decreased by 1.)


Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The operation result of ①+0 (the number of saves made) is 0 in the ZPOP(P) instruction.	0	0	0	0	0	-
4101	For the ZPUSH(P) instruction, the range of the device specified by ①, exceeds the range of the corresponding device.	0	0	0	0	0	_

Program Example


(1) The following program saves the contents of the index register to the fields following D0 before calling the subroutine following P0 that uses the index register.





7.18.9 UNIRD, UNIRDP





- n1 : Value obtained by dividing the head I/O number of the reading module information source by 16 (0 to FFn) (BIN 16 bits)
- (device name) : Head number of the devices where the module information will be stored (device name)
- n2 : The number of points of read data (0 to 256) (BIN 16 bits)

Setting	R. ZR		R 7R	J@\@		U () \G	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:;(G:)	2.11	K, H	Other
n1	0							0	_
(D)	_							_	_
n2	0							0	

Function


(1) Reads the module information as much as designated by n2 from the module designated by n1, and stores that information into the area starting from the device designated by ©.


(Reads the status of the actually installed modules even if the module type and the number of points are changed by I/O assignment.)

Remark

The value of n1 is specified by the first 3 digits of the hexadecimal 4 digits that represent the head I/O number of the module from which the module information is read.

QCPU





Head I/O number configured in the I/O assignment setting

Specify K6 or H6 as the head I/O number to be read.

The details of the module information are described as follows:

Bit	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Individual module																
information																

Bit	ltem	Mea	ning
ы	item	QCPU	LCPU
b0		000: 16 points	001: 32 points
b1	Number of I/O points	010: 48 points	011: 64 points
	Number of 1/O points	100: 128 points	101: 256 points
b2		110: 512 points	111: 1024 points
b3		000: Input module	000: Input module
b4	Module type	001: Output module	001: Output module
	wodule type	010: I/O mixed module	011: Intelligent function module
b5		011: Intelligent function module	111: CPU Built-in I/O
b6	External supply power status	1: External supply power is connected.	Fixed to 0
100	(For future expansion)	0: External supply power is not connected.	Fixed to 0
b7	Presence/absence of fuse blown	1: Some modules have fuse blown.	Fixed to 0
D7	Presence/absence of fuse blown	0: Normal	rixed to 0
		1: Module information on the extension	
	Online module replacement	base unit is tried to be read during online	
b8	status/	module change or from the CPU module	Fixed to 0
Do	execution from the standby	of standby system in the redundant	Fixed to 0
	system	system.*1	
		0: Other than above	
b9	Minor/medium error status	1: Minor/medium error occurred	0: Normal
b10		00: No module error	01: Minor error
b11	Module error status	10: Medium error	11: Serious error
b12	Module ready status	1: Normal	0: Module error occurred
b13	Empty	Fixed to 0	
b 44	O mandrida	1: A series module	Fixed to 0
b14	Q module	0: Q series module	Fixed to 0
b15	Module installation status	1: Modules are installed.	0: No modules are installed.

^{*1:} The Universal model QCPU used in the multiple CPU system is turned ON during the online module change of the module controlled by the other CPU.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	n1 is a value other than 0 to FF _H .						
	n2 is a value other than 0 to 256.		0	0	\circ	\circ	○*1
	The total of n1 and n2 is equal to or greater than 257.						
	n1 is a value other than 0 to 3F _H .	Q00/					
4100	n2 is a value other than 0 to 64.	Q00/ Q01			_	_	○*2
	The total of n1 and n2 is equal to or greater than 65.	QUI					
	n1 is a value other than 0 to F _H .						
	n2 is a value other than 0 to 16.	Q00J			_		
	The total of n1 and n2 is equal to or greater than 17.						
4101	The range of the device specified by exceeds the range from D to D	\supset))
4101	+ n2 (including ®).)	0			0	

^{*1:} For only L26CPU-BT.

^{*2:} For only L02CPU.


Program Example

(1) The following program stores the module information at I/O numbers 10_H and 20_H into the devices starting from D0 when X0 is turned ON.




Readout result (When read to D0)

(a) 32-point intelligent function module for Q series




With a 48- or 64-point module, the same contents as those of D1 are stored in D2 or D2 and D3 respectively.

(b) 32-point module for A series




- · With a 48- or 64-point module, the same contents as those of D1 are stored in D2 or D2 and D3 respectively.
- (c) Empty slot




For an empty slot, all of these bits turn 0.


(d) Performing online module replacement



(e) Module information on the extension base unit is tried to be read from the standby system of the redundant system in separate mode.




(f) L series 32-point intelligent function module



7.18.10 TYPERD, TYPERDP



• Universal model QCPU: The serial number (first five digits) is "11043" or later.



Setting	Internal	Devices	R, ZR	J∷		U \G	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	0:10:	Z.II	K, H	Other
n						_		0	
(D)	-					_		_	_

Set Data

Setting data		Description	Setting range	Set by	Data type	
			0 to FF _H ,			
			3E0 to 3E3 _H			
n	Value obtained b	by dividing the start I/O number of a module	(Universal model	User	BIN 16 bits	
"	whose model na	me is to be read by 16	QCPU)	Osei	DIN 10 DIES	
			0 to FF _H , 3E0 _H			
			(LCPU)			
(D)	D+0	Execution result of the instruction	Within each	Within each System		
Ш	©+1 to ©+9	Module model name	device range	System	Character string	

Function

(1) This instruction reads the module information stored in the area starting from the I/O number specified by "n", and stores it in the area starting from the device specified by ...


The following 6 modules (Q series only) support the instruction.

- · CPU module
- · Input module
- · Output module
- · I/O combined module
- · Intelligent function module
- · GOT (bus connection)


For the LCPU, the following four models are supported.

- · CPU module
- · Input module
- · Output module
- · Intelligent function module
- (2) The value of n is specified by the first 3 digits of the hexadecimal 4 digits that represent the start I/O number of a module whose model name is to be read.
 - · When the target module occupies one slot

Universal model QCPU



LCPU






1. On the LCPU, if the built-in I/O or first I/O on the built-in CC-Link is specified, then the model name of the CPU module is read.

TYPERD, TYPERDP


When the target module occupies two slots
 The start I/O number to be specified may differ from that of the target module.
 For the start I/O number, refer to the manual of each module.

Example QJ71GP21S-SX

Specify a value that is the sum of the start I/O number of the mounted module and 0010_H.



When the target module is a CPU module in multiple CPU systems
 Specify the value obtained by dividing the start I/O number of the target CPU module by 16.




Or, the model name can be read by specifying the start I/O number of a module controlled by another CPU.

(3) ©+0 and ©+1 to ©+9 store the execution result of the instruction and module model name, respectively.

A value stored in D is as follows:


(a) When the model name has been written to the target module (example: QJ71GP21-SX)



The following table shows the examples of model names stored in ①+1 to ①+9.

Target module	Stored model name
CPU module	Q06UDEHCPU
Intelligent function module	QJ71GP21-SX
GOT	GOT1000

(b) When the model name has not been written to the target module (example: QX40)



The following table shows the examples of character strings stored in ①+1 to ①+9.

Target module	Stored character string
Input module (16 points)	INPUT_16
Output module (32 points)	OUTPUT_32
I/O combined module (64 points)	MIXED_64
Intelligent function module (16 points)	INTELLIGENT_16

[Character string indicating module type]

Input module: INPUTOutput module: OUTPUTI/O combined module: MIXED

Intelligent function module*1: INTELLIGENT

· 1: Includes the QI60 and GOT.

[Character string indicating the number of points]

16 points:_1632 points:_3248 points:_48

64 points:_64128 points:_128

• 256 points: 256


512 points:_512

0 12 pointo._0 12

• 1024 points:_1024

(c) Others

- The specified slot is empty or the target module is during online module change.
- The specified value (n) is not the start I/O number.
- The specified value (n) is within the allowable setting range, but cannot be set in the I/O assignment setting screen of the PLC parameter dialog box.



Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2110	The target module cannot be communicated due to a failure.	_	_		_	\circ	0
	The range of the device specified by ① exceeds that of the device that can be used.	_	_	_	_	0	0
4101	The value specified in n is not within the range from 0 to ${\rm FF_H}$ or ${\rm 3E0_H}$ to ${\rm 3E3_H}$.	-	-	_		0	_
	The value specified in n is not within the range from 0 to FF_H or $3E0_H$.		_		_	_	0

Program Example


(1) The following program stores the model name of a module having the start I/O number 0020_H in the area starting from D0 when X0 is turned on.



7.18.11 TRACE, TRACER




Universal model QCPU: Models other than Q00UJCPU



Function

The sampling trace is the function that collects the device data of a CPU module consecutively.

To execute the sampling trace, turn ON SM801 when SM800 is ON.



TRACE

- (1) The TRACE instruction latches the result of sampling trace and stops the sampling trace.
- (2) The sampling is stopped if SM801 is turned OFF during the trace execution.
- (3) After the TRACE instruction is executed and the sampling trace is stopped, SM805 is turned ON.
- (4) Once the TRACE instruction is executed, the second and the subsequent TRACE instructions are ignored. When the TRACER instruction is executed, the TRACE instruction is enabled again.

TRACER

- (1) The TRACER instruction resets the TRACE instruction. When the TRACER instruction is executed, the TRACE instruction is enabled again.
- (2) When the TRACER instruction is executed, SM803 to SM805 are turned OFF.



- The target devices for the sampling trace and its timing can be set with a programming tool.
 For details of the sampling trace, refer to the user's manual (Function Explanation, Program Fundamentals) for the CPU module used.
- 2. The sampling trace can be executed with a programming tool.


 For sampling trace execution with a programming tool, refer to the operating manual for the programming tool used.

Operation Error

(1) There is no operation error in the TRACE or TRACER instruction.

Program Example

(1) The following program executes the TRACE instruction when X0 is turned ON, and resets the TRACE instruction with the TRACER instruction when X1 is turned ON.



7.18.12 SP. FWRITE



 Universal model QCPU: Models other than Q00UJCPU, Q00UCPU, and Q01UCPU



Setting	Internal	Devices	R, ZR	J@\@		U () (G	Zn	Cons	tants	Other
Data	Bit	Word	ΙΧ, ΖΙΧ	Bit	Word	U1\G	ZII	K, H	\$	Guici
\$0	0							0		1
<u>600</u>	1					_			_	1
§ 1	1									1
<u>\$2</u>					-				0	
©1	△*1		*1		•	_			_	_

^{*1:} Local devices and the devices designated for individual programs cannot be used.

Operation Error

Setting Data			Meaning	Setting Range	Set by	Data Type
U0	Dummy					
S 0	Drive de	esignation		2	User	
	Head no	umber of the devi	ed.			
	Device	Item	Setting Range	Set by		
	(D0)	Execution/ completion type	Designate the execution type. 0000 _H : Write binary data 0100 _H : Write data after CSV format conversion	0000 _H 0100 _H	User	
	©0+1	(Not used)	Used by system		System	
	©+2	Writing result (No. of written data)	Contains the number of actually written data against the data designated by ②. The unit of the value depends on data type specified at ⑩+7.	_	System	
	©0+3	(Not used)	_			
600	©0+4 ©0+5	File position	Set the file position when binary data writing is specified by (D) 00000000 _H :Starting at the beginning of the file 00000001 _H to FFFFFFE _H : From the specified position (The unit of the value depends on data type specification.) FFFFFFF _H : Addition starts from the end of the file. When write data after CSV format conversion is specified at (D) • For the High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower, always set the beginning (0 _H) of the file. • For the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU of which the first 5 digits of the serial number are "01112" or higher, set the file position. 00000000 _H to FFFFFFE _H : Starting at the beginning of the file	00000000 _H to	User	BIN 16 bits
60	©+6	When binary write is specified at , always set 0. When write data after CSV format conversion is specified at		0 _H to FFFF _H (0 to 65535)	User	-
	©0+7	Data type specification	0: Word 1: Byte	0,1	User	
	Head no	-	ices storing a file name. A file name is expressed as follows:]		-
	Device	Item	Contents/Setting Data	Setting Range	Set by	1
§ 1	⑤1 to ⑤1+□	File name character string	Designate the character string of a file name. When omitting an extension, also omit the "." (Period). Limit the file name within 8 characters + period + 3 characters. When 9 or more characters are used, the extension is ignored regardless of its presence, and "BIN" or "CSV" is automatically assigned as an extension.	Character string	User	

Setting Data			Meaning	Setting Range	Set by	Data Type
	Head nu	ımber of the devi	ces storing the data. Written data is expressed as follows:			
	Device	Item	Contents/Setting Data	Setting Range	Set by	
<u>\$2</u>	\$2	No. of request write data	Designate the number of data to request writing (word units). This data should be designated in units of words even when byte is designated by 00+7.	1 to 480 1 to 32767 *2		BIN 16 bits
	©2+1 to ©2+□	Write data	Data to request writing.	0000 _H to	User	
	Bit device	ce that turned ON	at the completion of the processing.			
	(©1)+1 is	also turned ON	at error completion.)			
	Device	Item	Contents/Setting Data	Setting Range	Set by	-
(1)	©1)	Completion Indicates the completion of the processing. signal ON: Completed OFF: Not completed				Bit
	©1)+1	Error completion signal	Indicates whether the processing is normally completed or abnormally completed. ON: Error completion OFF: Normal completion	_	System	

^{*2:} Indicates the range applicable only for the Universal model QCPU and LCPU.

Caution

(1) For only QCPU, only the ATA card drive (2) can be set as (2) (drive designation).

Note that when the Flash card is loaded, the SP.FWRITE instruction cannot be used to perform writing.

The SRAM card, standard RAM or standard ROM drive cannot be set.

For only LCPU, only the SD memory card drive (2) can be set as (3) (drive designation).

(2) For CSV setting, the data written are decimal values.

Example Character "A"
$$(41_H) \rightarrow$$
 "65" is written.

Handling range: -32768 to 32767

- (3) For binary write, the word-specified file position setting range is 00000000_H to 7FFFFFFF_H and FFFFFFF_H.
- (4) For the LCPU, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

Function

(1) The designated number of data is written to the designated file.

Set the execution/completion type in the control data to designate whether to write binary data without any conversion or to convert binary data into CSV format data before writing it.

(For QCPU, writing is only supported for ATA cards. For LCPU, it is only supported for SD memory cards.)

(2) The execution completion bit device (((iii)) is automatically turned ON at the END processing after the completion of the instruction is detected. The bit device is turned OFF at the execution of the END instruction in the next scan.

Use this bit device as the execution completion flag for the SP.FWRITE instruction.


When this instruction is completed abnormally, the error completion device (①+1) is turned ON/OFF in synchronization with the processing complete (②) device. Use this device as the error completion flag for this instruction.

SM721 is turned ON during the execution of the instruction.

This instruction cannot be executed while SM721 is ON. (If an attempt is made, no processing is performed.)

When an error is detected at the execution of the instruction (before SM721 is turned ON), the processing complete device ((1)), the error completion device ((1)+1), and SM721 are not turned ON.

(3) Be sure to use in units of words to designate the No. of request write data (②) and the file position (⑩+4 and ⑩+5). The following shows the method for writing binary data when No. of request write data and file position are specified.




- (4) When writing binary data
 - (a) If the extension of the target file is omitted, ".BIN" is used as an extension.
 - (b) When the designated file does not exist, a new file is created and the data is saved from the beginning of the file. The attributes of this new file are set using the archive attributes.
 - (c) When the designated file exists, the data is saved from the beginning of the file.
 When the size of the data exceeds that of the existing area in the file during the writing, the excess data is added/saved.
 - (d) If the file position specified is greater than the existing file size:
 - The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
 - The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are "01112" or higher performs writing at point 0 and is completed normally.
 - (e) An error occurs when the saving space becomes full while data is added and saved. In such a case, the data that is successfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.
- (5) When writing data after CSV format conversion
 - (a) If the extension is omitted, ".CSV" is used as an extension.
 - (b) When the existing file is specified:
 - [High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower] File contents are all deleted and data are saved, starting at the beginning.
 - [High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are "01112" or higher]
 - When other than FFFFFFF_H is set at (@+4, @+5), file contents are all deleted and data are saved, starting at the beginning.
 - When FFFFFFF_H is set at (60+4, 60+5), data are saved, starting at the end of the file.

SP.FWRITE

- (c) When the designated file does not exist, a new file is created and the data is saved from the beginning of the file. The attributes of this new file are set using the archive attributes.
- (d) An error occurs when the saving space becomes full while data is added and saved. In such a case, the data that is successfully added/saved remains in the medium.
 - The error completion is indicated after as much data as possible is added/saved.
- (e) When the designated number of columns is "0", the data is stored as single-row data in CSV format file.

Example

When data is written after CSV format conversion and the designated No. of columns is "0":




(f) When data is written after CSV format conversion and the designated number of columns is other than "0", the data is stored as table data with designated number of columns in a CSV format file.

Example

D20


H4241

When data is written after CSV format conversion and the designated No. of columns is other than "0":



File name (If a file name consists of 8 or less characters, "00s" are stored in the remaining area.)

D21 H4443 "ABCD"
D22 H0000



	Α	В	С	
1	0	10	20	
2	30	40	-50	
3	100			


(g) When data is added by the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are 01112 or higher:

[Specify the file to which data will be written.] (If a file exists, delete it and create a new file again.)


Execution type = CSV format File position = 0H (New file is created)

No. of columns designation = $4H^{*3*5}$ Write head device = D0

Data type specification = Word No. of request write data = $6H^{*3}$



[In the addition mode, make addition from the end of the file.]



- *3: Unless the "No. of request write data" is set to an integral multiple of "No. of columns designation", the column numbers will be random
- *4: Since the last data is always followed by the line feed code, addition normally starts at the beginning of the new row in the addition mode.
- *5: If, in the addition mode, "column designation" is changed from that in the previous writing, the column numbers are shifted.
- (h) Do not execute the SP.FWRITE instruction in an interrupt program.

(If execute it, the operation is not guaranteed.)

(i) Below is the method for calculating the file size (total number of bytes) when a CSV format file is written to the ATA card.

Total number of bytes = Total bytes excluding final line + bytes of final line

(Number of bytes on a line = number of columns *1 + 1 + total bytes of all data values on line *2)

- *1: For all lines but the final line, this is the specified number of columns. The number of columns on the final line depends on the number of columns specified via the amount of data written. It is calculated as follows.
 - (1) The number of lines excluding the final line is calculated.
 - Number of lines excluding final line = Amount of data in write request + number of columns (remainders discarded)
 - (2) The number of columns in the final line is calculated.
 - Number of columns in final line = Amount of data in write request number of lines excluding final line number of columns)
- *2: The number of bytes for each data value is calculated as shown below.

Sign of Data Value	Bytes per Data Value	Byte Count Range	Examples	
Positive	Num. digits	1 to 5 (word specified)	12345: 5 bytes	
1 Ositive	Num. digits	1 to 3 (byte specified)	67: 2 bytes	
Negative	Num. digits + 1	2 to 6 (word specified)	-12345: 6 bytes	
ivegative	Num. digits + 1	2 to 4 (byte specified)	-67: 3 bytes	

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4004	The device that cannot be specified has been specified.	_	0	0	0	0	0
	Values specified in control data ((®)) and the subsequent devices are out of the setting range. No space is found when a new file is created. A value that cannot be used has been set for the file name ((®)). The attribute of the file name ((®)) is "read only".	_	0	0	0	0	0
4100	The drive specified by drive designation device (®) contains the medium other than the ATA card. Space in the ATA card is insufficient. An access error occurred in the ATA card.	_	0	0	0	0	1
	The drive specified by drive designation device (so) contains the medium other than the SD Memory card. Space in the SD Memory card is insufficient. An access error occurred in the SD Memory card.	_	1	_	_	_	0
4101	The value specified in "No. of request write data" (ᢀ) is out of the setting range, or exceeds the device range specified in (ᢀ+1) or the subsequent devices.	_	0	0	0	0	0
	The range of the device specified in or or exceeds that of the corresponding device.	_	_	_	_	0	0

Program Example


- (1) When X10 is turned ON, the following program adds four bytes of binary Data (00_H , 01_H , 02_H , and 03_H) to file "ABCD.BIN" in the memory card inserted to drive 2.
 - Assume that 8 points from @ are reserved for the control data devices.

[Ladder Mode]



- (2) When X10 is turned ON, the following program creates a file named "ABCD.CSV" in the memory card inserted to drive 2, and writes four bytes of data (00_H, 01_H, 02_H, and 03_H) as two-column table data in CSV format.
 - Assume that 8 points from @ are reserved for the control data devices.

[Ladder Mode]




[List Mode]

Step	Instruction		Device						
0 1 3 5 7 12 14 16 18 20 22 34 35 36 37 38 39 40 41 42 43	LD MOVP MOVP \$MOVP \$MOVP MOVP MOVP MOVP MOVP SP. FWRITE LD MPS ANI SET RST MPP AND SET RST END	X10 H100 D0 K2 D6 K1 D7 "ABCD" D10 K4 D20 K0 D21 K1 D22 K2 D23 K3 D24 U0 M0 M1 Y10 Y11 M1 Y11 Y11	K2	DO	D10	D20	МО		

· The written file is displayed as follows:

0	,	0	,	CR	LF	
1	,	0	,	CR	LF	
2	,	0	,	CR	LF	Contents of the file
3	,	0	,	CR	LF	to be written
		Data	a to	be	read	d to the EXCEL file





7.18.13 SP.FREAD

 Universal model QCPU: Models other than Q00UJCPU, Q00UCPU, and Q01UCPU



Setting	Internal Devices		R, ZR	J	NEE:	U 🗀 \G 🗀	Zn	Cons	tants	Other
Data	Bit	Word	ΙΧ, ΖΙΧ	Bit	Word	U:1\G:1	ZII	K, H	\$	Culoi
\$0	0							0	_	_
<u>00</u>									_	_
§ 1)	_							_		
© 1	_							_	0	
D2	△*1		*1 `			_				

^{*1:} Local devices and the devices designated for individual programs cannot be used.

Setting Data	Meaning Setting Range Set by				Set by	Data Type
U0	Dummy				_	
©	Drive designation 2 User]
	Head number of the devices storing the control data The following control data is required.					
©	Device	Item	Contents/Setting Data	Setting Range	Set by	BIN 16 bits
	©0	Execution/ completion type	Designate the execution type. 0000 _H : Read binary data 0100 _H : Read data after CSV format conversion	0000 _H 0100 _H	User	
	©0+1	(Not used)	Used by system		System	
	©0+2	No. of request read data	Designate the number of data to request reading. (Unit: Word) Even when byte is specified at ®+7 by data type specification, specify the value in units of words (16 bits), not in units of bit devices.	1 to 480 1 to 32767*2	User	
	00 +3	(Not used)	_	_		

^{*2:} Indicates the range applicable for the Universal model QCPU, LCPU.

Setting	Meaning			Setting	Set by	Data Type
Data			Designate the file position to start reading when binary data	Range		
8	©+4 ©+5		reading is designated by 00000000 _H : Starting at the beginning of the file 00000001 _H to FFFFFFE _H : From the designated position (The unit for the value is determined by word/byte unit designation.) FFFFFFF _H : Setting disabled	00000000 _H to	User	
		File position	 When CSV format read is specified at © For the High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower, always set the beginning (0_H) of the file. For the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are "01112" or higher, set the file position (Row). 00000000_H: Read starts at the beginning of the file. 00000001_H to FFFFFFE_H: Read starts at the specified row. FFFFFFFF_H : Read continues, starting at the previous read position. 			
	©0+6	No. of columns designation	When binary read is specified at , always set 0. When read data after CSV format conversion is specified at , set the number of columns from where data will be read. 10 : No columns. Regarded as one row. 11 Columns of the columns of columns.	0 _H to FFFF _H (0 to 65535)	User	BIN 16 bits
	00 +7	Data type specification	0: Word 1: Byte	0,1	User	
	Head number of the devices storing a file name. A file name is expressed as follows:					1
	Device	Item	Contents/Setting Data	Setting Range	Set by	
§ 3	⑤) to ⑤)+□	File name character string	Designate the character string of a file name. When omitting an extension, also omit the "." (Period). Limit the file name within 8 characters + period + 3 characters. When 9 or more characters are used, the extension is ignored regardless of its presence, and "BIN" or "CSV" is regarded as an extension.	Character string	User	
	Head number of the devices for storing the read data.					
©1)	Device	Item	Contents/Setting Data	Setting Range	Set by	
	(D1)	Reading result (No. of read data)	Contains the number of actually read data against the data designated by @+2. The unit on the value depends on data type specification.	_	System	
	©1+1 to	Reading data	Read data	_	System	

SP.FREAD

Setting		Meaning Setting Set by			Data Type	
Data		Range				
©	Bit device that turned ON at the completion of the processing.					
	(©2)+1 is also turned ON at error completion.)					
	Device	Item	Contents/Setting Data	Setting Range	Set by	
	D2	Completion signal	Indicates the completion of the processing. ON: Completed OFF: Not completed	_		Bit
	©2+1	Error completion signal	Indicates whether the processing is normally completed or abnormally completed. ON: Error completion OFF: Normal completion	_	System	

Caution

(1) At (9) (drive designation), only the ATA card drive (2) can be set.(For QCPU)

Note that when the Flash card is loaded, the SP.FREAD instruction cannot be used to perform read.

The SRAM card, standard RAM or standard ROM drive cannot be set.

At (9) (drive designation), only the SD Memory card drive (2) can be set.(For LCPU)

(2) For CSV setting, the data read are decimal values.

Example Character "A" (41_H) → "65" is read.

Handling range: -32768 to 32767

- (3) For binary read, the word-specified file position setting range is 00000000_H to 7FFFFFFF_H.
- (4) For the LCPU, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

Function

(1) Data is read from the designated file.

Set the execution/completion type in the control data to designate whether to read binary data without any conversion or to convert binary data into CSV format data before reading it. (For QCPU, reading is only supported for ATA cards. For LCPU, it is only supported for SD memory cards.)

(2) The execution completion bit device (②) is automatically turned ON at the END processing after the completion of the instruction is detected. The bit device is turned OFF at the execution of the END instruction in the next scan.

Use this bit device as the execution completion flag for the SP.FWRITE instruction.


When this instruction is completed abnormally, the error completion device (②+1) is turned ON/OFF in synchronization with the execution completion (②) device. Use this device as the error completion flag for this instruction. SM721 is turned ON during the execution of the instruction.

This instruction cannot be executed while SM721 is ON. (If an attempt is made, no processing is performed.)

When an error is detected at the execution of the instruction (before SM721 is turned ON), the processing complete device ((1)), the error completion device ((1)+1), and SM721 are not turned ON.

(3) Be sure to use word units to designate the number of request read data (@+2), file position (@+4 and @+5), and reading result (No. of read data) (@).

The following shows how the data is read in binary data reading operation.




- (4) When reading binary data
 - (a) If the extension of the target file is omitted, ".BIN" is used as an extension.
 - (b) When the designated file does not exist, an error occurs.
 - (c) If the position specified is greater than the existing file size:
 - The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
 - The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are '01112' or higher will perform reading at point 0 and will be completed normally.
- (5) When reading data after CSV format conversion
 - (a) The elements in CSV format file (cells for EXCEL) are read by each row. The numerical value and character strings are converted into binary data and stored in the device.
 - (b) If the extension is omitted, ".CSV" is used as an extension.
 - (c) When the designated file does not exist, an error occurs.
 - (d) The data designated by the number of request read data (00+2) are read from the beginning of the file. When the last data of the file is reached before the specified number of data are read:
 - The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
 - The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU whose the first 5 digits of the serial number are '01112' or higher reads the data up to the point where the reading is possible.


(e) When the designated number of columns is 0, the data is read by ignoring the rows in CSV format file.

Example When data is read after CSV format conversion and the designated No. of columns is 0:


Data created by EXCEL




Data saved in the CSV format




Data to be read into devices



Control data



Loaded data





If the number of columns varies in each row, the data is also read by ignoring the rows.




Such file cannot be created using EXCEL. This happens when CSV file is modified by a user.

Example If the number of columns varies in each row when the data is read:








When data is read after CSV format conversion and the designated number of columns is other than 0, the data is read as the table with designated number of columns in CSV format file. The elements outside of the designated columns are ignored.

Example When data is read after CSV format conversion and the designated No. of columns is other than "0":





··· Since " -21 " is a numeric value, it is converted to a binary value.

data


-21

►D105

K-21

If the number of columns varies in each row, the elements outside of the designated columns are ignored and "0" is added to the places where elements do not exist.

Example If the number of columns varies in each row when the data is read:




(g) With the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU whose first 5 digits of the serial number are "01112" or later, it is possible to divide read operation into multiple times.

[Specify the row desired to start read.]

Row 4

13



CR LF

16

D11 D12

D13

Row 5 17 18 19 20 CR LF

14

[In the continuation mode, read continues from the end of the previous read position.]

15

= FFFFFFH (Continuation mode) Execution type = CSV format Starting row number = D7 No. of columns designation = 4 HRead head device

Data type specification = Word No. of request read data = 5H Device data (Data to be read out) D0 K5 D1 Column 1 Column 2 Column 3 Column 4 D2 K6 K7 D3 CR LF Row 1 3 4 K8 D4 K9 D5 Row 2 6 CR LF K10 D6 K5 D7 **◆** -No. of request read data starting position K11 D8 K12 D9 K13 D10 Row 3 9 10 K14 D11 K15 D12 D13 13 14 15 CR LF Row 4 Next starting position CR LF 20 Row 5 17 18 19

- · When read is performed in the continuation mode, the previous addition cannot be made normally if the "execution type", "No. of columns designation" and "data type specification" settings differ from those at the previous time.
- · The previous addition cannot be made normally if the SP.FREAD instruction or SP.FWRITE instruction with another setting is executed while data is being read continuously in the continuation mode.

- (h) When data is read after CSV format conversion, the numerical values that are out of range or the elements other than numerical values in the object CSV format file are converted into 0_H.
- (i) When data is read after CSV format conversion, numerical values are read and converted as follows:

Numerical Values in CSV Format		-32768 to -1	0 to 32767	32768 to 65535	
Word device	Without a sign	32768 to 65535	0 to 32767	32768 to 65535	
vvoid device	With a sign	-32768 to -1	0 to 32767	-32768 to -1	

(j) Do not execute this instruction in an interrupt program.(Otherwise, a malfunction may result.)

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The file name specified in file name character string (③) or the subsequent devices does not exist in the specified drive.	_	0	0	0	0	0
4004	The device that cannot be specified has been specified.	_	0	0	0	0	0
	Values designated in control data (@) and the subsequent devices are out of the setting range. (Excluding (@+2)	_	0	0	0	0	0
4100	The drive specified by drive designation device (®) contains the medium other than the ATA card. An access error occurred in the ATA card.	_	0	0	0	0	
4100	When binary data is read, the number of data in the file is less than the size designated by the number of request read data (®+2).		0	_	_	_	
	The drive specified by drive designation device (®) contains the medium other than the SD Memory card. An access error occurred in the SD Memory card.	_		_	_	_	0
4101	The value specified in number of data blocks to be read (@+2) is out of the setting range. The size of read data exceeds that of the reading device.		0	0	0	0	0
	The range of the device specified by or exceeds the range of the corresponding device.				_	0	0

Program Example

- (1) The following program reads 4 bytes of binary data from the beginning of file "ABCD.BIN" in the memory card inserted to drive 2 when X10 is turned ON.
 - Assume that 8 points from (D0) are reserved for the control data devices.
 - Assume that 100 bytes from D20 are reserved for the reading devices.

[Ladder Mode]




[List Mode]

Step	Instruction		Device					
0	LD	X10						
1	MOVP	HO	D0					
3	MOVP	K2	D2					
3 5 8	DMOVP	HO	D4					
8	\$MOVP	"ABCD"	D10					
13	SP. FREAD	U0	K2	D0	D10	D20	MO	
25	LD	MO						
26	MPS							
27	AN I	M1						
28	SET	Y10						
29	RST	Y11						
30	MPP							
31	AND	M1						
32	SET	Y11						
33	RST	Y10						
34	END							

- (2) The following program reads file "ABCD.CSV" in the memory card inserted to drive 2 as two-column table data in CSV format when X10 is turned ON.
 - Assume that 8 points from (D0) are reserved for the control data devices.
 - · Assume that 100 bytes from D20 are reserved for the reading devices.
 - · Assume that the target CSV format file contains numerical values only.

[Ladder Mode]



[List Mode]

Step	Instruction		Device					
0	LD	X10						
1	MOVP	H100	D0					
3	MOVP	K5	D2					
3 5	MOVP	K2	D6					
7	\$MOVP	"ABCD"	D10					
12	SP. FREAD	UO	K2	D0	D10	D20	MO	
	LD	MÓ						
24 25 26 27	MPS	****						
26	ANI	M1						
27	SET	Ÿ10						
28	RST	Ý11						
29	MPP							
30	AND	M1						
31	SET	Ÿ11						
30 31 32	RST	Y10						
33	END							

7.18.14 SP.DEVST






- n1 :Write offset of the device data storage file (specified in units of 16-bit words) (BIN 32-bit)
- (device number written to the standard ROM (device name)
- n2 :The number of write points (BIN 16-bit)
- D :D+0: FCompletion device (bit)
 - ① +1: FError completion device (bit)

Setting	Internal Devices		R, ZR	J 🗀 \ 🗀		U::\G::	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O:1(G:)	211	K, H	Other
n1	-	0	0			_		0	
S	_	0	0		_				
n2	_	0	0			_		0	
(D)	△*1		△*1						

^{*1:} Devices assigned as local devices can not be used.

Function

- (1) Writes device data for the number of points specified at n2 of the device (S) to the write offset, which is specified for n1, of the device data storage file in the standard ROM.
 - n1 is the offset from the head of device data storage file and specified by word offset (in units of 16-bit words).



- (2) Since the completion device (©+0) in the standard ROM automatically turns ON at execution of the END instruction, which detects the completion of this instruction, and turns OFF with the END instruction of next scan, it is used as an execution completion flag of this instruction.
- (3) When this instruction is completed in error, the error completion device (①+1) turns ON/OFF at the same timing with the completion device (①+0). This device is used as an error completion flag of this instruction.
- (4) SM721 turns ON during execution of this instruction.

 When SM721 has already turned ON, this instruction can not be executed. (If executed, no processing is performed.)
- (5) When an error is detected at execution of this instruction, the completion device (©+0), error completion device (©+1) and SM721 do not turn ON.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The device data storage file is not set at "PLC file" of PLC parameter on.	_	_	-	_	0	0
4100	The range of the write offset specified in n1 is out of the device data storage file range. The number of n2 points from the write offset specified at n1 is out of the device data storage file range.	_	_	_	_	0	0
4101	The range of the device specified by ① exceeds the range from D to D + n2 (including ①). The device specified by ① exceeds the range of the corresponding device.	_	_		_	0	0

Program Example

(1) The program which writes the ten points of data from D100 to the device data storage file in the standard ROM when M0 turns ON.




Caution

- (1) The value written to the standard ROM is the value at execution of this instruction.
- (2) The standard ROM write count index (SD687 and SD688) is increased by the execution of the SP.DEVST instruction. If the standard ROM write count index exceeds hundred thousand times, FLASH ROM ERROR (error code: 1610) occurs.
- (3) To prevent the number of ROM writes from increasing due to executing instruction carelessly, set the specification of writing to standard ROM instruction count (SD695) to restrict the number of writes a day.
 Exceeding the number of writes (the default values are 36 times.) set causes OPERATION ERROR (error code: 4113).

7.18.15 S.DEVLD, SP.DEVLD






- n1 : Read offset of the device data storage file (specified in units of 16-bit words) (BIN 32-bit)
- (D) : Head device number read from the standard ROM (device name)
 - 2 : The number of reading points (BIN 16-bit)

Setting	Internal Devices		R, ZR	J 🗀 🗎		U[]\G[]	Zn	Constants	Other			
Data	Bit	Word	14, 214	Bit Word		Bit Word				E	Other	
n1	_							0	_			
(D)	_					_		_	_			
n2	_					_		0	_			

Function

(1) Reads device data for the number of points specified at n2 from the read offset, which is specified for n1, of the device data storage file in the standard ROM, and stores the data to the device specified for ①.

n1 is the offset from the head of device data storage file and specified by word offset (in units of 16-bit words).




Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The device data storage file is not set at "PLC file" of PLC parameter.			_	_	0	0
4100	The address specified in n1 is out of the standard ROM range. The address of n2, specified in n1, is out of the standard ROM range.	_	_		_	0	0
4101	The range of n2 exceeds that of the device specified in (b).				_	0	0

Program Example

(1) The program which reads the ten points of data from D100 to the device data storage file in the standard ROM when M0 turns ON.



7.18.16 PLOADP





- S : Drive No. storing the program to be loaded, character string data of the file name, or head number of the devices storing the character string data (BIN 16 bits) *1
- Device that turns ON for 1 scan by the instruction completion (bits)

Setting	Internal	Devices	R 7R	R, ZR J \		U∷\G∷ Zn		Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O::10::		\$	Calei
S	_					0			
(D)	∆*2	_	-			_		_	

- *1: Designated as "<Drive No.>:<File Name>". Example) 1:MAIN
- *2: Local devices cannot be used.

Function

- (1) The program stored in the memory card or standard ROM is transferred to the program memory (drive 0).

 If the transferred program is not registered to the program setting of the PLC parameter dialog box, its program setting in the CPU module is set to the standby type.
 - At this time, the program setting of the PLC parameter dialog box does not change.
 - (To transfer a program with the PLOADP instruction, a continuous free space is required in the program memory.)
- (2) The program added using the PLOADP instruction is assigned the lowest number among the unused program Nos. (To assign a program number manually, store the program number to be assigned in SD720.) The following example assumes that "MAIN6" is added by the PLOADP instruction.

(a) When the program Nos. have been set consecutively, the new program is added at the end of the preset program Nos.

When programs No. 1 to 5 have been set, the new program is added as program No. 6.

Program No.	Program name
1	MAIN1
2	MAIN2
3	MAIN3
4	MAIN4
5	MAIN5
5	IVIAIIVO

	Program No.	Program name
\setminus	1	MAIN1
Adds "MAIN6" by the	2	MAIN2
PLOADP instruction.	3	MAIN3
	4	MAIN4
	5	MAIN5
	6	MAIN6

←Added at the end.

(b) When there are multiple open program Nos., the program designated by the PLOADP instruction is added to the lowest number among them to be added.

(The open program Nos. are made when programs are deleted by the PUNLOADP instruction.) When programs No. 2 and 4 are open, the new program is added as program No. 2.

 Program No.
 Program name

 1
 MAIN1

 2
 Empty

 3
 MAIN3

 4
 Empty

	L
N	
Adds "MAIN6" by the	
PLOADP instruction.	

	Program No.	Program name
	1	MAIN1
V	2	MAIN6
4	3	MAIN3
	4	Empty
	5	MAIN5

←Added to the smallest program number which is empty.

- (3) Drive Nos. 1, 2, and 4 can be specified. (Drive 3 cannot be specified.)
 - · Drive 1: Memory card (RAM)
 - Drive 2: Memory card (ROM)
 - · Drive 4: Standard ROM
- (4) An extension (.QPG) need not be specified for the file name.

MAIN5

- (5) The bit device specified by (D) is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
- (6) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously.

 If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed.

 When using the above instructions, provide interlocks manually to avoid simultaneous execution.
- (7) Do not execute this instruction in an interrupt program. (Otherwise, a malfunction may result.)
- (8) To execute the program that was transferred to the program memory with the PLOADP instruction, execute the scan execution type with the PSCAN instruction (See Page 600, Section 7.17.3).
- (9) The PLC file settings of the loaded program are set as follows:
 - (a) File usage for each program

All the usage of file register, device initial value, comment, and local device of the program transferred by this instruction are set as "Use PLC file setting".

However, an error will be returned if both of the conditions below are met when the program is transferred using this instruction.

- · Setting is made so that local devices are used in the PLC file setting.
- The number of programs in the program memory exceeds the number of programs set at the parameters.

To use local devices in the program transferred by this instruction, register a dummy program file in the parameter, delete the dummy file with the PUNLOADP instruction, and then load the program with the PLOADP instruction.

(b) I/O refresh setting

Nothing is set for both input and output for the I/O refresh setting of the program transferred by this instruction.

- (10) The "PLOADP instruction" and "Write during RUN" processing cannot be executed simultaneously.
 - (a) When a write during RUN request is given during processing of the PLOADP instruction, write during RUN is delayed.
 - Write during RUN is started after the processing of the PLOADP instruction is completed.
 - (b) When the PLOADP instruction is executed during write during RUN, the processing of the PLOADP instruction is delayed.

The processing of the PLOADP instruction is started after completion of write during RUN.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2401	The file size of the local devices cannot be reserved.		0	0	_	_	_
2410	The file name does not exist at the drive number specified in ⑤. The program file which has the same name as the program file to be loaded already exists.	_	0	0		_	_
2413	There is not enough memory to load the specified program in drive 0.	_	0	0			
4100	The drive No. specified in (§) is invalid.		0	0	_	_	_
4101	The same number of files as that indicated in the table below has been already registered in the program memory. The program No. stored in SD720 is already used, or is larger than the largest program No. shown in the table below.	_	0	0	_	_	_

CPU Model Name	Program Memory (No. of Files)	Largest Program No.
Q02 (H) CPU	28	28
Q06HCPU	60	60
Q12HCPU	124	124
Q25HCPU	124	124
Q12PHCPU	124	124
Q25PHCPU	124	124

Program Example

(1) The following program transfers "ABCD.QPG" stored in drive 4 to drive 0 and places the program in standby status when M0 is turned ON.



7.18.17 PUNLOADP





- S : Character string data of the program file name to be unloaded, or head number of the devices storing the character string data (BIN 16 bits)
- Device turned ON for 1 scan on completion of the instruction (bits)


Setting	Internal	Devices	R, ZR	J [[]\[[]		U_\G_	Zn	Constants	Other
Data	Bit	Word	Bit Word		O : 1 O : 1		\$	Outlo	
S	_		Ö		-				-
(D)	△*1		_			_		1	

^{*1:} Local devices cannot be used.

Function

- (1) The standby program stored in the program memory (drive 0) is deleted from the program memory. (The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted.)
- (2) The program No. deleted by the PUNLOADP instruction is made "Empty".
 When programs No. 1 to 5 have been set in the program setting of the PLC parameter dialog box, deleting program No. 2 with this instruction makes program No. 2 open.

Program No.	Program name			
1	MAIN1			
2	MAIN2			
3	MAIN3			
4	MAIN4			
5	MAIN5			



	Program No.	Program name
	1	MAIN1
	2	Empty
/	3	MAIN3
	4	MAIN4
	5	MAIN5

Program No. 2 is deleted.

- (3) An extension (.QPG) need not be specified for the file name.
- (4) The bit device specified by ① is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
- (5) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously.
 If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed.
 When using the above instructions, provide interlocks manually to avoid simultaneous execution.
- (6) When the programmable controller is powered OFF, then ON or the CPU module is reset after execution of the PUNLOADP instruction, the following operation is performed.
 - (a) When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.
 - When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the boot setting and program setting of the PLC parameter dialog box.
 - (b) When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code: 2400)" occurs.
 - 1) When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the program setting of the PLC parameter dialog box.
 - 2) When the program deleted by the PUNLOADP instruction is to be executed again, write the corresponding program to the CPU module.
- (7) Do not execute this instruction in an interrupt program.(Otherwise, a malfunction may result.)
- (8) The program to be deleted from the program memory by this instruction should be set to the "standby execution type" with the PSTOP instruction beforehand. (See Page 598, Section 7.17.1)
- (9) The "PUNLOADP instruction" and "write during RUN" processing cannot be executed simultaneously.
 - (a) When a write during RUN request is given during processing of the PUNLOADP instruction, write during RUN is delayed.
 - Write during RUN is started after the processing of the PUNLOADP instruction is completed.
 - (b) When the PUNLOADP instruction is executed during write during RUN, the processing of the PUNLOADP instruction is delayed.
 - The processing of the PUNLOADP instruction is started after completion of write during RUN.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The file name specified in ® does not exist.		0	0	_	_	_
4101	The program specified in § is not in standby status or is being executed.	_	0	0		_	_

Program Example

 $(1) \quad \text{The following program deletes "ABCD.QPG" stored in drive 0 from the memory when M0 turns from OFF to ON.}$



7.18.18 PSWAPP





- (BIN 16 bits) : Character string data of the file name of the program to be unloaded, or head number of the devices storing the character string data (BIN 16 bits)
- Drive No. storing the program to be loaded, character string data of the file name, or head number of the devices storing the character string data (BIN 16 bits) *1
- D : Device turned ON for 1 scan on completion of the instruction (bits)

Setting	Internal Devices		R, ZR	J:	N	U \G	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit Word	O:;(O:)		\$	Other	
§1)	_					_		0	_
<u>\$2</u>	_			_			0	_	
(D)	∆*2	-	_			_		_	_

- *1: Designated as "<Drive No.>:<File Name>". Example) 1:MAIN
- *2: Local devices cannot be used.

Function

(1) The standby type program stored in the program memory (drive 0) designated by (s) is deleted from the program memory, and at the same time, the program stored in the memory card or standard ROM designated by (s) is transferred to the program memory and placed in standby status.

(When the program is transferred to the program memory, the program must have a continuous free space.) The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted.

(2) The program to be transferred to the program memory by the PSWAPP instruction will have the program No. of the program to be deleted from the program memory.

(If there is an open program No. before the program to be deleted from the program memory, the program to be transferred to the program memory will not have the open program No.)

When program No. 2 is "Empty", the program transferred to the program memory is registered as program No. 3 by the program swapping of program No. 3 with this instruction.

Program No.	Program name		Program No.	Program name	
1	MAIN1	\land	1	MAIN1	
2	Empty	Swaps "MAIN3" with "MAIN6"	2	Empty	
3	MAIN3	by the PSWAPP instruction.	3	MAIN6	←MAIN6 enters
4	MAIN4		4	MAIN4	
5	MAIN5		5	MAIN5	

- (3) Drive Nos. 1, 2, and 4 can be specified. (Drive 3 cannot be specified.)
 - Drive 1: Memory card (RAM)
 - Drive 2: Memory card (ROM)
 - · Drive 4: Standard ROM
- (4) An extension (.QPG) need not be specified for the file name.
- (5) The bit device specified by (D) is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
- (6) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously.

 If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed.

 When using the above instructions, provide interlocks manually to avoid simultaneous execution.
- (7) When the programmable controller is powered OFF, then ON or the CPU module is reset after execution of the PSWAPP instruction, the following operation is performed.
 - (a) When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.
 - When the program replaced by the PSWAPP instruction is to be executed, change the boot setting and program setting of the PLC parameter dialog box for the corresponding program name.
 - (b) When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code: 2400)" occurs.
 - 1) When the program replaced by the PSWAPP instruction is to be executed, change the program setting of the PLC parameter dialog box for the corresponding program name.
 - 2) To execute the program set in the program setting of the PLC parameter dialog box, write the corresponding program to the CPU module again.
- (8) Do not execute this instruction in an interrupt program.
 - (Execution of this instruction in an interrupt program can cause a malfunction.)
- (9) The PLC file settings of the program on which the PSWAPP instruction has been conducted are set as follows:
 - (a) File usage for each program
 - All the usage of file register, device initial value, comment, and local device of the program after the execution of the PSWAPP instruction are set as "Use PLC file setting".
 - (b) I/O refresh setting
 - Nothing is set for both input and output for the I/O refresh setting of the program after the PSWAPP instruction has been executed.
- (10) The "PSWAPP instruction" and "write during RUN" processing cannot be executed simultaneously.
 - (a) When a write during RUN request is given during processing of the PSWAPP instruction, write during RUN is delayed.
 - Write during RUN is started after the processing of the PSWAPP instruction is completed.
 - (b) When the PSWAPP instruction is executed during write during RUN, the processing of the PSWAPP instruction is delayed.
 - The processing of the PSWAPP instruction is started after completion of write during RUN.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The drive No. or the file name specified in or or does not exist.		0	0	_	_	_
2413	There is not enough memory to load the specified program in drive 0.	_	0	0		_	
4100	The drive No. specified in is invalid.		0	0	_	_	_
4101	The program specified in is not in standby status or is being executed.		0	0	_	_	_

Program Example


(1) The following program deletes "EFGH.QPG" stored in drive 0 from the memory, transfers "ABCD.QPG" stored in drive 4 to drive 0, and places the program in standby status when M0 is turned from OFF to ON.



7.18.19 RBMOV, RBMOVP



Universal model QCPU: Models other than Q00UJCPU




- $\ \, \ \, \ \, \ \, \ \, \ \, \ \,$: Head number of the devices where the data to be transferred is stored (BIN 16 bits)
- $\textcircled{\scriptsize 0}$ $\ \$: Head number of the devices of transfer destination (BIN 16 bits)
- n : Number of data to be transferred (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J [] \ []		U[]\G[]	Zn	Constants	Other
Data	Bit	Word	14, 214	Bit	Word	O 10	211	K, H	Other
S	0						_	_	
(D)	0						_	•	_
n				0					

Function

(1) Transfers in batch 16-bit data of n points from the device designated by (S) to location n points from the device designated by (D).



(2) The transfer is available even if there is an overlap between the source and destination devices.

For the transmission to the smaller number of device, the data is transferred from ⑤. For the transmission to the larger number of device, the data is transferred from ⑥+(n-1).


However, as shown in the example below, when transferring data from R to ZR, or from ZR to R, the range to be transferred (source) and the range of destination must not overlap.

- ZR transfer range ((specified head No. of ZR) to (specified head No. of ZR + the number of transfers -1))
- R transfer range ((specified head No. of R + file register block No. × 32768) to (specified head No. of R + file register block No. × 32768 + the number of transfers -1))

Example Transfer ranges of ZR and R overlap when transferring 10000 points of data from ZR30000 (source) to R10 (block No.1 of the destination).

- ZR transfer range \rightarrow (30000) to (30000+10000-1) \rightarrow (30000) to (39999)
- R transfer range \rightarrow (10+(1×32768)) to (10+(1×32768)+10000-1) \rightarrow (32778) to (42777)

Therefore, the range 32778 to 39999 overlaps.



(3) When (S) is a word device and (D) is a bit device, the number of bits designated by the bit device digit specification will be transferred. If K1Y30 has been designated by (D), the lower four bits of the word device designated by (S) will be transferred.

Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
	The range of n exceeds that of the corresponding device specified in §						
4101	or (D).		\circ	\circ	0	\circ	
	The file register is not specified for either (s) or (b).						


Program Example

(1) The following program outputs the lower four bits of data in R66 to R69 to Y30 through Y3F in units of 4 points.





(2) The following program outputs the data in X20 to X2F to R100 to R103 in units of 4 points.





The RBMOV (P) instruction is useful to batch transfer a large quantity of file register data with the QnHCPU/QnPHCPU/QnPRHCPU.

 $For the \ QnUCPU, the \ processing \ speed \ of the \ RBMOV \ instruction \ is \ equivalent \ to \ that \ of the \ BMOV \ instruction.$

(1) Transfer from file registers to internal devices/internal devices to file registers

		Target memory	1 w	ord	1000	words	10000	words
CPU	Instruction	where file register is stored	Min.	Max.	Min.	Max.	Min.	Max.
		Standard RAM	20.0	0 µs	91.0) µs	775.	0 µs
O-LICPLI	RBMOV	SRAM card	22.0	0 µs	305.	0 µs	2900	.0 µs
QnHCPU QnPHCPU		Flash card *1	22.	5 µs	405.	0 µs	3950	.0 µs
QnPRHCPU		Standard RAM	7.5 µs		76.2 µs		720.0 µs	
QIIFKIICFU	BMOV	SRAM card	0.0)o	384.0 µs		3900.0 µs	
		Flash card *1	8.0 µs		418.0 µs		4250.0 µs	
		Standard RAM	45.	5 µs	215.	0 µs	1850	.0 µs
	RBMOV	SRAM card	40.1	5 µs	540	O ue	5150) Oue
QnCPU		Flash card *1	49.	υ μδ	540.0 μs		5150.0µs	
QIICFU		Standard RAM	17.	5 µs	177.	0 µs	1700	.0 µs
	BMOV	SRAM card	10.1	0 μs	500.	.0 μs	5050	.0 µs
		Flash card *1	10.0	υ μδ	572.	0 µs	5800	.0 µs
		Standard RAM	12.2 µs	34.9 µs	121.5 µs	145.1 µs	1111.5 µs	1135.1 µs
	RBMOV	SRAM card*2	-	-	-	-	-	-
Q00UCPU		Flash card *2	-	-	-	-	-	-
Q01UCPU		Standard RAM	7.3 µs	13.8 µs	116.5 µs	124.2 µs	1106.5 µs	1114.2 µs
	BMOV	SRAM card*2	-	-	-	-	-	-
		Flash card *2	ı	-	-	-	-	-
		Standard RAM	9.4 µs	31.3 µs	118.5 µs	141.3 µs	1108.5 µs	1131.3 µs
	RBMOV	SRAM card	9.4 µs	31.4 µs	178.5 µs	201.3 μs	1708.5 µs	1731.3 µs
Q02UCPU		Flash card *1	9.4 µs	32.1 µs	278.5 µs	301.3 µs	2708.5 μs	2731.3 µs
Q02001 0	BMOV	Standard RAM	5.0 µs	11.6 µs	114.5 µs	122.3 µs	1104.5 µs	1112.3 µs
		SRAM card	5.1 µs	11.7 µs	174.5 µs	182.3 µs	1704.5 µs	1712.3 µs
		Flash card *1	5.0 µs	11.6 µs	274.5 µs	282.3 µs	2704.5 µs	•
		Standard RAM	11.3 µs	16.8 µs	120.7 µs	127.1 µs	1110.7 µs	1117.1 µs
	RBMOV	SRAM card	11.2 µs	16.7 µs	180.7 µs	187.1 µs	-	1717.1 µs
Q03UD(E)CPU		Flash card *1	11.3 µs	16.8 µs	280.7 μs	287.1 µs	2710.7 µs	2717.1 µs
Q000B(E)01 0		Standard RAM	4.8 µs	6.6 µs	114.7 µs	117.1 µs		1107.1 µs
	BMOV	SRAM card	4.8 µs	6.6 µs	174.7 µs	177.1 µs	-	1707.1 µs
		Flash card *1	4.8 µs	6.5 µs	274.7 µs	277.1 µs	2704.7 μs	2707.1 µs
Q04UD(E)HCPU		Standard RAM	9.2 µs	15.1 µs	61.0 µs	68.6 µs	531.0 µs	538.6 µs
Q06UD(E)HCPU	RBMOV	SRAM card	9.4 µs	15.6 µs	165.0 µs	172.6 µs	1576.0 µs	1583.6 µs
Q10UD(E)HCPU		Flash card *1	9.4 µs	15.7 µs	260.0 µs	267.6 µs	2526.0 µs	-
Q13UD(E)HCPU		Standard RAM	4.1 µs	5.6 µs	56.0 µs	58.6 µs	526.0 µs	528.6 µs
Q20UD(E)HCPU	DI 40) /	SRAM card	4.5 µs	6.1 µs	160.0 µs	162.6 µs	1571.0 µs	1573.6 µs
Q26UD(E)HCPU Q50UDEHCPU	BMOV	Flash card *1	4.3 µs	6.2 µs	255.0 μs	257.6 μs	2521.0 μs	2523.6 µs
Q100UDEHCPU	1	ho Elach card, no proc	<u> </u>	<u> </u>		L.,	<u> </u>	

^{*1:} When file registers are stored in the Flash card, no processing is performed for transfer from internal devices to file registers.

^{*2:} Unusable for the Q00UCPU and Q01UCPU.


(2) Transfer from file registers to file registers

		Target memory	1 w	ord	1000	words	10000	words
CPU	Instruction	where file register is stored	Min.	Max.	Min.	Max.	Min.	Max.
QnHCPU	RBMOV	Standard RAM	20.0 μs		91.0) µs	775.	0 µs
QnPHCPU	KBIVIOV	SRAM card	22.5 µs		545.0 µs		5300	.0 µs
QnPRHCPU	BMOV	Standard RAM	7.5	μs	77.0 µs		720.0 µs	
QIII IVIOI O		SRAM card	8.5	μs	692.	0 µs	7050	.0 µs
	RBMOV	Standard RAM	45.	5 µs	215.	0 µs	1850	.0 µs
QnCPU	KBIVIOV	SRAM card	50.0) µs	870.	0 µs	8350	.0 µs
QIICFU	BMOV	Standard RAM	17.5	5 µs	179.	0 µs	1700	.0 µs
	DIVIOV	SRAM card	18.5	5 µs	839.	0 µs	8600	.0 µs
	RBMOV	Standard RAM	12.6 µs	35.3 µs	232.5 µs	256.1 µs	2211.5 µs	2235.1 µs
Q00UCPU	RBIVIOV	SRAM card*1	-	-	-	-	-	-
Q01UCPU	BMOV	Standard RAM	7.7 µs	14.2 µs	227.5 µs	234.2 µs	2206.5 µs	2214.2 µs
		SRAM card*1	-	-	-	-	-	-
	RBMOV	Standard RAM	9.6 µs	31.5 µs	228.5 µs	252.3 µs	2208.5 µs	2231.3 µs
Q02UCPU	RBIVIOV	SRAM card	9.6 µs	31.5 µs	378.5 µs	401.3 µs	3708.5 µs	3731.3 µs
QUZUCFU	BMOV	Standard RAM	5.2 µs	11.8 µs	224.5 µs	232.3 µs	2204.5 µs	2212.3 µs
		SRAM card	5.2 µs	11.8 µs	374.5 µs	382.3 µs	3704.5 µs	3712.3 µs
	RBMOV	Standard RAM	11.2 µs	16.7 µs	230.7 µs	237.1 µs	2210.7 µs	2217.1 µs
O03HD/E/CDH	RBIVIOV	SRAM card	11.6 µs	16.7 µs	380.7 µs	387.1 µs	3710.7 µs	3717.1 µs
Q03UD(E)CPU	BMOV	Standard RAM	4.9 µs	6.7 µs	224.7 µs	227.1 µs	2204.7 µs	2207.1 µs
	DIVIOV	SRAM card	5.2 µs	6.7 µs	374.7 µs	377.1 µs	3704.7 µs	3707.1 µs
Q04UD(E)HCPU	RBMOV	Standard RAM	9.3 µs	15.5 µs	118.0 µs	124.6 µs	1102.0 µs	1107.6 µs
Q06UD(E)HCPU	RBIVIOV	SRAM card	9.7 µs	15.5 µs	365.0 µs	371.6 µs	3571.0 µs	3578.6 µs
Q10UD(E)HCPU		Standard RAM	4.3 µs	6.2 µs	113.0 µs	115.6 µs	1096.0 µs	1098.6 µs
Q13UD(E)HCPU								
Q20UD(E)HCPU	BMOV							
Q26UD(E)HCPU	DIVIOV	SRAM card	4.5 µs	6.1 µs	360.0 µs	362.6 µs	3566.0 µs	3568.6 µs
Q50UDEHCPU								
Q100UDEHCPU								

^{*1:} Unusable for the Q00UCPU and Q01UCPU.

7.18.20 umsg





s) : String to display on display unit, or lead number (string) of device storing string to display


Setting	Internal	Devices		Indirect Jaka		Indirect				Con	stants	
Data	Bit	Word	R, ZR	Specification	Bit	Word	U_\G_	Zn	K, H	Real String	Other	
S	1	С)	0			_			∆*1	_	

^{*1:} Only strings can be used

Function

(1) The string data specified by (S) is displayed as a user message in the display unit.

The string specified directly by (surrounded by double quotation marks (")) or the string from the device number specified by (surrounded by double quotation marks (")) or the string from the device number specified by (surrounded by double quotation marks (")) or the string from the device number specified by (surrounded by double quotation marks (")) or the string from the device number specified by (surrounded by double quotation marks (")) or the string from the device number specified by (surrounded by double quotation marks (")) or the string from the device number specified by (surrounded by double quotation marks (")) or the string from the device number specified by (surrounded by double quotation marks (")) or the string from the device number specified by (surrounded by double quotation marks (")) or the string from the device number storing "00_H" is displayed.



- (2) Strings of up to 128 single-byte characters can be displayed in the display unit.
- (3) The user message is displayed when the UMSG instruction command is rising.

 If the string is changed while the command is on, then the modified user message will appear in the display unit.
- (4) The string specified by the UMSG instruction is displayed upon END processing. If two or more UMSG instructions are executed, then the last UMSG instruction executed before the END is valid. If two or more programs are running, then the last UMSG instruction to be executed is valid.
- (5) This instruction is not processed if it is run when no display unit is mounted.
- (6) If the "ESC" key on the display unit is pressed while a user message is being displayed, the displayed message will disappear.
 - To display the message again, execute "User Message" from the menu screen on the display unit.
- (7) If a NULL code (00_H) is specified as the argument to this instruction, then any message currently being displayed will disappear.

The procedure for specifying a NULL code (00_{H}) in the instruction parameter is as follows.

See the MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals) for details about the display unit.

Operation Error

(1) The following will cause a computation error, setting the error flag (SM0), and storing an error code in SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	More than 128 characters are specified in the (§) string.						0
4101	There is no NULL code (00 _H) within the range of the target device following the device number specified by ^(S)	_	_	_	_	_	0

Program Example

(1) This program displays the string stored after D10 on the display unit, when X10 is set to "on".

[Ladder Mode] [List Mode] | Value |

[Action]






Device


"Line-A Working"

(2) This program displays "Line-A Working" on the display unit when M0 is set to "on".




[Action]

b15 to b8	b7 to b0			
60 _H	82 _H			
89 _H	83 _H			
43 _H	83 _H			
93 _H	83 _H			
40 _H	81 _H			
5Eн	89н			
5D _H	93 _H			
86н	92 _H			
00	00 _н			



(3) This program displays "Line-B stop" on the display unit when X10 is set to "on", and clears the message when X10 is set to "off".



CHAPTER 8 INSTRUCTIONS FOR DATA LINK

8.1 Network refresh instructions




In this chapter, instruction names are abbreviated as follows if not specified particularly.

- $S(P).ZCOM \rightarrow ZCOM$
- S(P).RTWRITE \rightarrow RTWRITE
- $S(P).RTREAD \rightarrow RTREAD$

8.1.1 S.ZCOM, SP.ZCOM





Jn : Network No. of host station (BIN 16 bits)

Un : Head I/O number of host station network module (BIN 16 bits)

Setting	Internal	Devices	R, ZR	J	NEE!	U∷∖G∷	Zn	Constants	Other
Data	Bit	Word	11, 2 11	Bit	Word	U1(G)			Other
_					_	-			


The ZCOM instruction is used to perform refresh at any timing during execution of a sequence program.

The targets of refresh performed by the ZCOM instruction are indicated below.


- · Refresh of CC-Link IE Controller Network (when refresh parameters are set) (QCPU only)
- Refresh of CC-Link IE Field Network (when refresh parameters are set)
 (Universal model QCPU whose serial number (first five digits) is "12012" or later and LCPU whose serial number (first five digits) is "13012" or later only)
- Refresh of MELSECNET/H (when refresh parameters are set) (QCPU only)
- · Auto refresh of CC-Link (when refresh device is set)
- · Auto refresh of intelligent function module (when auto refresh is set)

Function


(1) When the ZCOM instruction is executed, the CPU module temporarily suspends processing of the sequence program and conducts refresh processing of the network modules designated by Jn/Un. (For LCPU whose serial number (first five digits) is "13011" or earlier, the designation by Jn cannot be made.)



- (2) The ZCOM instruction does not perform the following processing.
 - (a) Communication processing between CPU module and programming tool
 - (b) Monitor processing of other station
 - (c) Read processing of buffer memory of other intelligent function module by serial communication module.
 - (d) Low-speed cyclic data transmission of MELSECNET/H
- (3) CC-Link IE Controller Network and MELSECNET/H (PLC to PLC network)
 - (a) When the scan time for the sequence program of host station is longer than the scan time for the other station, the ZCOM instruction is used to ensure the data reception from the other station.
 - (1) Example of data communications when the ZCOM instruction is not used




(2) Example of data communications when the ZCOM instruction is used



For details on the transmission delay time on CC-Link IE Controller Network and MELSECNET/H (PLC to PLC network), refer to the manuals below:

- CC-Link IE Controller Network Reference Manual
- Q Corresponding MELSECNET/H Network System Reference Manual (PLC to PLC network)
- (b) When the link scan time is longer than the sequence program scan time, data communications will not be faster even if the ZCOM instruction is used.




(4) MELSECNET/H (remote I/O network)

The link refresh of the remote master station is performed by the "END processing" of the CPU module.


Since link scan is performed at completion of link refresh, link scan 'synchronizes' with the program of the CPU module. When the ZCOM instruction is used at the remote master station, link refresh is performed at the point of ZCOM instruction, and link scan is performed at completion of link refresh.

Hence, use of the ZCOM instruction at the remote master station speeds up send/receive processing to/from the remote I/O station.

(1) When the ZCOM instruction is not used



(2) When the ZCOM instruction is used



For details on the transmission delay time on MELSECNET/H (remote I/O network), refer to the manual below:

- Q Corresponding MELSECNET/H Network System Reference Manual (Remote I/O network)
- (5) The ZCOM instruction can be used as many times as desired in sequence programs.
 However, note that each execution of a refresh operation will lengthen the sequence program scan time by the amount of time required for the refresh operation.
- (6) Designating "Un" in the argument enables the target designation of the intelligent function as well as the network modules.
 - In this case, the auto refresh is performed for the buffer memory of the intelligent function modules. (It replaces the FROM/TO instructions.)
- (7) Only with the Universal model QCPU and LCPU, interruption of processing is enabled during the execution of the ZCOM instruction. However, when refresh data are used in an interrupted program, the data can split.



- 1. The ZCOM instruction cannot be used in a fixed cycle execution type program or interrupt program.
- The Redundant CPU has restrictions on use of the ZCOM instruction. Refer to the manual below for details.
 - QnPRHCPU User's Manual (Redundant System)

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2111	The module specified with the head I/O number is not a network module or intelligent function module.	0	0	0	0	0	
	The specified network number is not connected to the host station.	0	0	0	0	0	○*1
4102	The module specified with the head I/O number is not a network module or intelligent function module.	_	_	_	_	0	0

^{*1:} This error applies to modules whose first five digits of the serial number is "13012" or later.



To perform only communication with external devices, use the COM instruction (refer to Page 407, Section 7.6.9 and Page 409, Section 7.6.10).


Program Example

(1) The following program conducts a link refresh for the network module of network No. 6 while X0 is ON.

[Ladder Mode]




[List Mode]



(2) The following program conducts a link refresh for the network module mounted to the position whose head I/O number is a X/Y30 to X/Y4F while X0 is ON.

[Ladder Mode]




[List Mode]

1	Step	Instruction	Device
}	0 1 6	LD S. ZCOM END	XO U3

8.2 Reading/Writing Routing Information

8.2.1 S.RTREAD, SP.RTREAD





- n : Transfer destination network No. (1 to 239) (BIN 16 bits)
- (Device name)

Setting	Internal	Devices	R, ZR	J	NO	U_\G_	um/em	HE/GE	Ho/eo	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:1(G:)	2.11	K, H	- C. 161			
n	0							0	_			
D						_		_				

Function

- (1) Reads data from transfer destination network number specified by n, using routing information set by the routing parameters, and stores it into the area starting from ①.
- (2) If no data for the transfer destination network number specified by n is set at the routing parameters, stores 0 into the area starting from ①.
- (3) The contents of the data stored in the area starting from (D) is as indicated below.

(Individual data ranges)

D+0 Relay network number (1 to 239)
+1 Relay station number See the table below.
+2 Dummy

[Specification range of relay station number]

Network Type	Specification Range					
MELSECNET/H	1 to 64					
CC-Link IE Controller Network	1 to 120					
CC-Link IE Field Network	 Master station: Fixed at 125. (The fixed value is stored.) Local station: 1 to 120 (A station number is stored.)					


Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value in n is the value other than 1 to 239.		0	0	0	0	0
4101	The device specified by ① exceeds the range of the corresponding device.	_	_	_	_	0	0


Program Example

(1) The following program reads the routing information for the network number specified by D0 when X0 is turned ON.



8.2.2 S.RTWRITE, SP.RTWRITE






- n : Transfer destination network No. (1 to 239) (BIN 16 bits)
- (Device name) : Head number of the devices where the data to be written is stored (Device name)

Setting	Internal	Devices	R, ZR	J	\[]	ne/ee	U_\G_	HO/GO	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	U::\G::	2.11	K, H	Other		
n	0					_		0			
S	_							_	_		

Function

- (1) Registers routing information of (s) or later in the area for the transfer destination network number specified by n in the routing parameters.
- (2) The following shows the contents of data to be set at (S) or later.



[Specification range of relay station number]

Network Type	Specification Range
MELSECNET/H	1 to 64
CC-Link IE Controller Network	1 to 120
CC-Link IE Field Network	Master station: Fixed at 125.
CC-LIIK IL I IEIG NEIWOIK	Local station: 1 to 120

- (3) If data for the transfer destination network number specified by n is set in the routing parameters, it is used to update the data in the area starting from ③.
- (4) If all data in (\$\sigma\$ or later (\$\sigma\$+0 to (\$\sigma\$+2) is 0, the data for the transfer destination network number specified by n is deleted from the routing parameters.


Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value in n is the value other than 1 to 239. The data of ③ or later exceeds each setting range. The total number of routing information registered in the routing parameter of the network parameters and routing information registered with the RTWRITE instruction exceeds 64.	_	0	0	0	0	
4101	The device specified by (§) exceeds the range of the corresponding device.	_	_	_	_	0	0

Program Example

(1) The following program writes the routing information specified by D1 to D3 to the network module of the network number specified by D0 when X0 is turned ON.





CHAPTER 9

MULTIPLE CPU DEDICATED INSTRUCTION

9.1 Writing to the CPU Shared Memory of Host CPU

The S.TO or TO instruction is used to write to the CPU shared memory of the host station in the multiple CPU system.


The following table indicates the usability of the S.TO and TO instructions.

СРИ	S.TO Instruction	TO Instruction	
Basic model QCPU	Q00JCPU	Unusable	Unusable
Basic Model QCFO	Q00CPU, Q01CPU	Usable	Usable
	Q02CPU, Q02HCPU,		
High Performance model QCPU	Q06HCPU, Q12HCPU,	Usable	Unusable
	Q25HCPU		
Process CPU	Q02PHCPU, Q06PHCPU,	Usable	Unusable
Flocess CFO	Q12PHCPU, Q25PHCPU	Osable	Ollusable
Redundant CPU	Q12PRHCPU, Q25PRHCPU	Unusable	Unusable
	Q00UJCPU	Unusable	Unusable
	Q00UCPU, Q01UCPU, Q02UCPU,		
	Q03UDCPU, Q04UDHCPU,		
	Q06UDHCPU, Q10UDHCPU,		
Universal model QCPU	Q13UDHCPU, Q20UDHCPU,		
Chiversal model QOI C	Q26UDHCPU, Q03UDECPU,	Usable	Usable
	Q04UDEHCPU, Q06UDEHCPU,		
	Q10UDEHCPU, Q13UDEHCPU,		
	Q20UDEHCPU, Q26UDEHCPU,		
	Q50UDEHCPU, Q100UDEHCPU		
LCPU	L02CPU, L26CPU-BT, L02CPU-P,	Unusable	Unusable
	L26CPU-PBT	Onusable	Onusable

(1) Operation of S.TO instruction

The S.TO instruction can write data to the CPU shared memory of the host CPU module.

The following figure shows the processing performed when the S.TO instruction is executed in CPU No. 1.




Designation of CPU shared memory in CPU No. 1

(2) Operation of the TO instruction

The TO instruction can write device memory data to the following memories.

- · CPU shared memory of host CPU module
- · Buffer memory of intelligent function module

The following figure shows the processing performed when the TO instruction is executed in CPU No. 1.



Point P

Both of the S.TO and TO instructions can be used for the Basic model QCPU and Universal model QCPU to write data to the CPU shared memory. However, use of the TO instruction is recommended to write data to the CPU shared memory of the host CPU module, since use of S.TO instruction reduces the number of steps and processing time.


Remark

Refer to Page 428, Section 7.8.2 when writing to the buffer memory of the intelligent function module by the TO instruction.



9.1.1 s.to, sp.to

- Q00CPU, Q01CPU: The serial number (first five digits) is "04122" or later.
- · High Performance model QCPU: Function version B or later




- n1 : Head I/O number of the host CPU (BIN 16 bits)
- n2 : CPU shared memory address of the write destination host CPU (BIN 16 bits)
 - •Basic model QCPU: 0 to 511
 - •High Performance model QCPU, Process CPU, Universal model QCPU: 0 to 4095
- n3 : Head number of the devices where data to be written is stored (BIN 16 bits)
- n4 : Number of data blocks to be written (BIN 16 bits)
 - •Basic model QCPU: 1 to 320
 - •High Performance model QCPU, Process CPU: 1 to 256
 - •Universal model QCPU: 1 to 2048
- Device of the host CPU which is turned ON for one scan by the completion of writing (bits)

Setting	Internal	Devices	R, ZR	J@\@		um/em	U[]\G[]	Zn	Constants	Other	
Data	Bit	Word	IX, ZIX	Bit	Word	ZII		K, H	Other		
n1	_				_		0				
n2	1							0			
n3	_						_				
n4	1			_						0	
(D)	0					_		_			

Function


(1) Writes device data of words n3 to n4 to the CPU shared memory address specified by n2 of the host CPU module or later address.

When writing is completed, the completion bit specified by (10) turns ON.




(a) CPU shared memory address of the Basic model QCPU

CPU shared memory address



(b) CPU shared memory address of the High Performance model QCPU, Process CPU and Universal model QCPU*2



- *1: Usable as a user free area when auto refresh setting is not made.
 - In addition, even when auto refresh setting is made, the auto refresh send range or later is usable as a user free area.
- *2: Data cannot be written to the multiple CPU high speed transmission area of the Universal model QCPU with the S(P).TO instruction.
- (2) When the number of write points is 0, no processing is performed and the completion device does not turn ON, either.
- (3) The S.TO instruction can be executed once to one scan for each CPU.

When execution condition is established at two or more places at the same time, the S.TO instruction executed later is not processed since handshake is established automatically.

(4) The number of data that can be written varies depending on the target CPU module.

CPU module	Number of Write Points
Basic model QCPU	1 to 320
High Performance model QCPU	1 to 256
Process CPU	1 10 230
Universal model QCPU	1 to 2048



Writing data to CPU shared memory can be performed using the intelligent function module device. For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

Operation Error


In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2107	When the head I/O number (n1) of the host CPU is other than that of the host CPU.	_	0	0	_	_	_
2110	No CPU module is installed at the position specified for the head I/O number of the CPU module.	0	0	0	_	0	-
4002	When the specified instruction is improper.	0	0	0	_	0	_
4003	When the number of devices specified is incorrect.	0	0	0		0	
4004	When an Unavailable device is specified.	0	0	0	_	0	
4100	When the head I/O number (n1) of the host CPU is other than $3E0_{H}/3E1_{H}/3E2_{H}/3E3_{H}$.	0	0	0	_	0	_
	When the host CPU operation information area, system area, or host CPU refresh area is specified to the CPU shared memory address (n2) of the write destination.	_	0	0	_	_	_
4101	When the number of write points (n4) is outside the specified range of the setting data. When the head of the CPU shared memory address (n2) of the write destination host CPU exceeds the CPU shared memory address range. When the CPU shared memory address (n2) + the number of write points (n4) of the write destination host CPU exceeds the CPU shared memory address range. When the head number of the devices (n3) where the data to be written is stored + the number of write points (n4) exceeds the device range.	0	0	0	_	0	
4111	When the host CPU operation information area, system area, or host CPU refresh area is specified to the CPU shared memory address (n2) of the write destination.	0	_	_	_	0	-
4112	When the head I/O number (n1) of the host CPU is other than that of the host CPU.	0	1		_	0	

Program Example

(1) The following program stores 10 points of data from D0 into address 800_H of the CPU shared memory of CPU No. 1 when X0 is turned ON.








The n1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.

	CPU Slot	Slot 0	Slot 1	Slot 2
Head I/O number	3E00	3E10	3E20	3E30
n1	3E0	3E1	3E2	3E3

9.1.2 TO, TOP, DTO, DTOP



 Q00CPU, Q01CPU: The serial number (first five digits) is "04122" or later.



- n1 : Head I/O number of the host CPU (BIN 16 bits)
 - Basic model QCPU: 3E0_H
 - Universal model QCPU: 3E0_H to 3E3_H
- n2 : CPU shared memory address of the write destination host CPU (BIN 16 bits)
 - Basic model QCPU: 192 to 511
 - Universal model QCPU: 2048 to 4095, 10000 to 24335*2
- S : Data to be written or head number of the devices where the data to be written is stored (BIN 16 bits)
- n3 : Number of data blocks to be written (BIN 16 bits)
 - Basic model QCPU: TO(P): 1 to 320, DTP(P): 1 to 160
 - Universal model QCPU: TO(P): 1 to 14336*2, DTP(P): 1 to 7168*2

Setting	Internal	Devices	R, ZR	J∷∖⊡ Bit Word		U_\G	Zn	Constants	Other
Data	Bit	Word	11, 211			O:1(G:)		K, H	Calei
n1		0	-			0		0	0
n2		0				0		0	
S		0				_		0	_
n3	0					0		0	_

^{*2:} The setting range varies depending on the auto refresh setting range of the multiple CPU high speed transmission function.

Function

TO

(1) Writes device data of words (s) to n3 to the CPU shared memory address specified by n2 of the host CPU module or later address.

Host CPU


Device memory

n2

CPU shared memory of host CPU (n1)


Writes the data of n3 words

When a constant is specified to (s), writes the same data (value specified to (s)) to the area of n3 words from the specified CPU shared memory.




(a) CPU shared memory addresses of the Basic model QCPU

CPU shared memory address



(b) CPU shared memory address of the Universal model QCPU^{*3}

CPU shared memory address




- *2: Usable as a user free area when auto refresh setting is not made.
 - In addition, even when auto refresh setting is made, the auto refresh send range or later is usable as a user free area.
- *3: With the following CPU modules, data cannot be written to the multiple CPU high speed transmission area.
 - •Q00UCPU
 - •Q01UCPU
 - •Q02UCPU
- (2) No processing is performed when the number of write points is 0.
- (3) The number of write data varies depending on the target CPU module.


CPU module	Number of Write Points			
Basic model QCPU	1 to 320			
Universal model QCPU	1 to 14336			

DTO

(1) Writes device data of words (\$\sigma\$) to (n3×2) to the CPU shared memory address specified by n2 of the host CPU module or later address.



When a constant is specified to ⑤, writes the same data (value specified to ⑥) to the area of (n3×2) words from the specified CPU shared memory.



- (2) No processing is performed when the number of write points is 0.
- (3) The number of data that can be written varies depending on the target CPU module.

CPU module	Number of Write Points
Basic model QCPU	1 to 160
Universal model QCPU	1 to 7168



Writing data to CPU shared memory can be performed using the intelligent function module device. For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

Operation Error

In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2110	No CPU module is installed at the position specified for the head I/O number of the CPU module.	0		-	_	0	_
4101	When the number of write points (n3) is outside the specified range of the setting data. When the CPU shared memory address (n2) of the write destination host CPU + the number of write points (n3) exceeds the CPU shared memory range. When the head of CPU shared memory address (n2) of the write destination host CPU is outside the allowable range.	0	1	1		0	_
4111	When the head of CPU shared memory address (n2) of the write destination host CPU is an invalid value.	0	_	_	_	0	
4112	When the I/O number specified in (n1) is other than that of the host CPU (Exclude the case of whe n the multiple CPU high speed transmisson area of other CPU is used.)	0		_	_	0	_

Program Example

(1) The following program stores 10 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 1 when X0 is turned ON.

[Ladder Mode]



[List Mode]

1	Step	Instruction		Devi	ice	
}	0 1 6	LD TOP END	X0 H3E0	K10000	D0	K10

(2) The following program stores 20 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 4 when X0 is turned ON.

[Ladder Mode]



[List Mode]

	Step	Instruction	Device				
•	0 1 6	LD DTOP END	X0 H3E3	K10000	D0	K20	

Remark

The n1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.


	CPU Slot	Slot 0	Slot 1	Slot 2
Head I/O number	3E00	3E10	3E20	3E30
n1	3E0	3E1	3E2	3E3

9.2 Reading from the CPU Shared Memory of another CPU

The FROM(P)/DFRO(P) instruction of Multiple CPU system can be read from the following memories.

- · Buffer memory of intelligent function module
- CPU shared memory of other CPU module
- CPU shared memory of host CPU module (applicable for the Basic model QCPU and Universal model QCPU)

The following figure shows the processing performed when the FROM(P) instruction is executed in CPU No. 1.



*1: Applicable for the Basic model QCPU and Universal model QCPU

Remark

Refer to Page 426, Section 7.8.1 for reading the buffer memory of the intelligent function module with the FROM/DFRO instruction.












FROM, FROMP, DFRO, DFROP

- Q00CPU, Q01CPU: The serial number (first five digits) is "04122" or later.
- High Performance model QCPU: Function version B or later
- 1 When Basic model QCPU, Universal model QCPU is used



- n1 : Head I/O number of the reading target CPU module (BIN 16 bits)
 - \bullet Basic model QCPU: $3\text{E}0_{\text{H}}$ to $3\text{E}2_{\text{H}}$
 - \bullet Universal model QCPU: $3E0_H$ to $3E3_H$
- n2 : Head address of data to be read (BIN 16 bits)
 - •Basic model QCPU: 0 to 512
 - Universal model QCPU: 0 to 4095, 10000 to 24335*1
- (BIN 16 bits)
- n3 : Number of read data (BIN 16 bits)
 - •Basic model QCPU: FROM(P): 1 to 512, DFRO(P): 1 to 256
 - •Universal model QCPU: FROM(P): 1 to 14336*1, DRRO(P): 1 to 7168*1

Setting	Internal Devices		R, ZR	JO\O		U::\G::	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Word	O:; (O:)	2.1	K, H	U
n1	_	Ö		0				0	0
n2	-			0		0	_		
(D)	_			_			_	_	
n3	1			0			0	_	


^{*1:} The setting range varies depending on the auto refresh setting range of the multiple CPU high speed communication function.

Function

FROM


9.2.1

(1) Reads the data of n3 words from the CPU shared memory address designated by n2 of the CPU module designated by n1, and stores that data into the area starting from the device designated by ①.




(a) CPU shared memory address of the Basic model QCPU

CPU shared memory address



(b) CPU shared memory address of the Universal model QCPU*3

CPU shared memory address




- *2: Usable as a user free area when auto refresh setting is not made.
 - When auto refresh setting is made, the auto refresh send range and later are usable as a user free area.
- *3: With the following CPU modules, data cannot be read from the multiple CPU high speed transmission area.
 - •Q00UCPU
 - •Q01UCPU
 - •Q02UCPU
- (2) When 0 is specified in n3 as the number of data to be read, no processing is performed.
- (3) The number of data to be read changes depending on the target CPU module.

CPU Module	Number of Read Points		
Basic model QCPU	1 to 512		
Universal model QCPU	1 to 14336		

DFRO

(1) Reads the data of (n3×2) words from the CPU shared memory address designated by n2 of the CPU module designated by n1, and stores that data into the area starting from the device designated by ...



- (2) When 0 is specified in n3 as the number of data to be read, no processing is performed.
- (3) The number of data to be read changes depending on the target CPU module.

CPU Module	Number of Read Points		
Basic model QCPU	1 to 256		
Universal model QCPU	1 to 7168		



Read of data from the CPU shared memory can also be performed using the intelligent function module devices. For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

9.2 Reading from the CPU Shared Memory of another CPU9.2.1 FROM, FROMP, DFRO, DFROP

Operation Error

In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2110	No CPU module is installed at the position specified for the head I/O number of the CPU module.	0	-	-	_	0	-
4101	The head of the CPU shared memory address (n2) which performs reading is outside the CPU shared memory range. The address of the CPU shared memory (n2) which performs reading + the number of read points (n3) is outside the CPU shared memory range. The read data storage device number ① plus the number of read points (n3) is outside the specified device range. When the head of the CPU shared memory address (n2) which performs reading is an invalid value. (4097 to 9999)	0	I	l		0	l

Program Example

(1) The following program stores 10 points of data from address C0_H of the CPU shared memory of CPU No. 2 into the area starting from D0 when X0 is turned ON.



(2) The following program stores 20 points of data from address 10000 of the CPU shared memory of CPU No. 4 into the area starting from D0 when X0 is turned ON.





[List Mode]

1	Step	Instruction	Device					
}	0 1 6	LD DFROP END	X0 H3E3	K10000	D0	K20		




(1) The value of n1 is specified by the first 3 digits of the hexadecimal 4digits which represent the head I/O number of the slot mounted to the CPU module.

	CPU Slot	Slot 0	Slot 1	Slot 2
Head I/O number	3E00	3E10	3E20	3E30
n1	3E0	3E1	3E2	3E3

(2) The QCPU provides automatic interlocks for the FROM and TO instructions.

2 When High Performance model QCPU, Process CPU is used




- n1 : Head I/O number of the reading target CPU module (BIN 16 bits)
- n2 : Head address of data to be read (BIN 16 bits)
- (BIN 16 bits)
- n3 : Number of read data (BIN 16 bits)

Setting	Internal	Devices	R, ZR		NED	U []\G[]	_\G Zn	Constants	Other		
Data	Bit	Word	IX, ZIX	Bit	Word	U1.G	ZII	K, H	U		
n1	_			\circ			0	0			
n2	_		0		0		0	_			
(D)	_			_					_	_	
n3				0						0	


Function

(1) Reads the data of n3 words from the CPU shared memory address designated by n2 of the CPU module designated by n1, and stores that data into the area starting from the device designated by ①.



CPU shared memory address of the High Performance model QCPU and Process CPU

CPU shared memory address



- *1: Usable as a user free area when auto refresh setting is not made.
 - When auto refresh setting is made, the auto refresh send range and later are usable as a user free area.
- (2) When 0 is specified in n3 as the number of data to be read, no processing is performed.
- (3) The number of data to be read changes depending on the target CPU module.

CPU Module	Number of Read Points
High Performance model QCPU	1 to 4096
Process CPU	1 10 4090



Read of data from the CPU shared memory can also be performed using the intelligent function module devices. For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

9.2 Reading from the CPU Shared Memory of another CPU 9.2.1 FROM, FROMP, DFRO, DFROP

Operation Error

In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2110	No CPU module is installed at the position specified for the head I/O number of the CPU module.	0	-	-		0	_
4101	The head of the CPU shared memory address (n2) which performs reading is outside the CPU shared memory range. The address of the CPU shared memory (n2) which performs reading + the number of read points (n3) is outside the CPU shared memory range. The read data storage device number ① plus the number of read points (n3) is outside the specified device range. When the head of the CPU shared memory address (n2) which performs reading is an invalid value. (4097 to 9999)	0	_	-	_	0	_

Program Example

(1) The following program stores data of 10 points from address 800_H of the CPU shared memory of CPU No. 2. into the area starting from D0 when X0 is turned ON.



Remark

(1) The value of n1 is specified by the first 3 digits of the hexadecimal 4digits which represent the head I/O number of the slot mounted to the CPU module.

	CPU Slot	Slot 0	Slot 1	Slot 2
Head I/O number	3E00	3E10	3E20	3E30
n1	3E0	3E1	3E2	3E3


2) The QCPU provides automatic interlocks for the FROM and TO instructions.

CHAPTER 10 MULTIPLE CPU HIGH-SPEED TRANSMISSION DEDICATED INSTRUCTIONS

10.1 Overview

The multiple CPU high-speed transmission dedicated instruction directs the Universal model QCPU to write/read device data to/from the Universal model QCPU in another CPU.

The following shows an operation when CPU No.1 writes device data to CPU No.2 with the multiple CPU high-speed transmission dedicated instruction.





The multiple CPU high-speed transmission dedicated instruction in either host CPU or another CPU (target CPU module of instruction) is available only for the following CPU modules.

- Q03UDCPU, Q04UDHCPU, Q06UDHCPU
 The first five digits of serial numeber is 10012 or higer.
- Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU
- QnUDE (H) CPU
- (1) Parameter setting and system configuration to execute the multiple CPU high-speed transmission dedicated instruction.

 The multiple CPU high-speed transmission dedicated instruction can be executed in the following parameter setting and system configuration.
 - CPU No.1 uses QnUD(H)CPU or QnUDE(H)CPU.
 - The multiple CPU high speed main base unit (Q3□DB) is used.
 - "Use multiple CPU high speed transmission" is selected in the Multiple CPU settings screen of PLC parameter.

10.1 Overview

(2) Writable/readable devices

(a) Writable/readable device names

The following table shows the devices that can be written to/read from the Universal model QCPU in another CPU with the multiple CPU high-speed transmission dedicated instruction.

Category	Туре	Device name	Setting of target device	Remarks
Internal user device	Bit device	X, Y, M, L, B, F, SB	Δ	Requirements for the setting • Digits are specified by 16 bits (4 digits). • The start bit device is multiples of 16(10 _H).
	Word device	T, ST, C, D, W, SW	0	_
Internal system device	Bit device	SM	Δ	Requirements for the setting • Digits are specified by 16 bits (4 digits). • The start bit device is multiples of 16(10 _H).
	Word device	SD	0	_
File register	Word device	R, ZR	0	_

○ :Settable △ :Settable with conditions



SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the D(P).DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.

(3) Specification method of a device and writable/readable device range

There are two methods for specifying a device in another CPU: device specification and string specification. They differ in writable/readable device range to another CPU.

(a) Device specification

The device specification is a method to directly specify a device in another CPU to be written/read.


Program for device specification with the DP.DDWR instruction



In the device specification, data can be written/read within the device range of host CPU.

For example, when data register in host CPU is 12k points and data register in another CPU is 16k points, data can be written/read by 12k points from the start of the data register in another CPU.

Writable/readable device range in device specification



(b) String specification


The string specification is a method to specify a device in another CPU to be written/read by character string.

Program for string specification with the DP.DDWR instruction

In the string specification, data can be written to/read from all device ranges of another CPU.

For example, when data register in host CPU is 12k points and data register in another CPU is 16k points, data can be written/read by 16k points from the start of the data register in another CPU.

Writable/readable device range in string specification



Remark

The following explains precautions for string specification.

- The number of characters that can be specified is 32.
- Whether "0" is appended at the start of the device number or not, the devices are processed as the same. For example, both "D1" and "D0001" are processed as "D1".
- Whether a device is specified by upper case character or lower-case character, they are processed as the same. For example, both "D1" and "d1" are processed as "D1".
- If a device not existing in another CPU is specified by a character string, the instruction will be completed abnormally.


(4) Managing the multiple CPU high speed transmission area

(a) The multiple CPU high speed transmission area is managed by blocks in units of 16 words.
The following table shows the number of blocks that can be used in each CPU and the number of blocks used in the instruction.

C Number of CPU modules	System area ^{*1}				
o Number of or o modules	1k points	2k points			
2	46	110			
3	22	54			
4	14	35			

^{*1:} For setting of the system area, refer to the QCPU User's Manual (Multiple CPU System).

(b) The following shows configuration of the multiple CPU high speed transmission area when the multiple CPU system is configured with three CPU modules and the system area size is 1k word.



(5) The number of blocks used for the instruction

The number of blocks used for the instruction depends on the number of write points.

The following table shows the number of blocks used for the instruction.

Number of write/read points specified by the instruction	D(P).DDWR instruction	D(P).DDRD instruction
1 to 4	1	
5 to 20	2	
21 to 36	3	
37 to 52	4	1
53 to 68	5	
69 to 84	6	
85 to 100	7	

(6) The multiple CPU high-speed transmission dedicated instructions that can be executed concurrently For the Universal model QCPU, the multiple CPU high-speed transmission dedicated instructions can be concurrently executed within the range satisfying the following formula.

When the number of blocks used for the multiple CPU high-speed transmission dedicated instructions exceeds the total number of blocks in the multiple CPU high speed transmission area, the instruction will not be executed in the scan (no processing) but executed at the next scan.

Note that the instruction will be completed abnormally when the number of empty blocks in the multiple CPU high speed transmission area is less than the setting values of SD796 to SD799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) at the execution of the instruction.

The following table shows execution possibility of the multiple CPU high-speed transmission dedicated instructions when the number of empty blocks in the multiple CPU high speed transmission area is less than the number of blocks used for the multiple CPU high-speed transmission dedicated instructions or the setting values of SD796 to SD799.

Magnitude relation between the number of blocks used for the instructions*1 and the number of empty Magnitude relation blocks between SD setting value and the number of empty blocks	Number of blocks used for the instruction*1 ≦ Number of empty blocks*2	Number of blocks used > Number of empty blocks*2 for the instruction*1
SD setting value*3 ≤ Number of empty blocks*2	Executed	Not executed (no processing)
SD setting value*3 > Number of empty blocks*2	Completed	abnormally

- 1:The number of blocks used for the multiple CPU high-speed transmission dedicated instruction.
- *2:The number of empty blocks in the multiple CPU high-speed transmission area
- *3:Setting values from SD796 of SD799


- (7) Interlock when using the multiple CPU high-speed transmission dedicated instruction
 - (a) Special relays SM796 to SM799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) can be used as an interlock for the multiple CPU high-speed transmission dedicated instruction.

When executing the multiple CPU high-speed transmission dedicated instructions concurrently, use SM796 to SM799 as an interlock for the instructions.



When using special relays SM796 to SM799, set the maximum number of blocks for the instruction used for each CPU to special registers SD796 to SD799. (For example, when the maximum number of blocks for the multiple CPU high-speed transmission dedicated instruction to be executed to CPU No.3 is 5, set 5 to SD798.)

When the multiple CPU high speed transmission area becomes equal to or less than the number of blocks set at SD796 to SD799, the corresponding special relay (SM796 to SM799) turns on.



(b) Program example when SM796 to SM799 are used as an interlock

The following shows a program that executes the D.DDWR instruction to CPU No.2 at the rise of X0, and executes the D.DDWR instruction to CPU No.3 at the rise of X1.

The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction SM402 0 K7 SD797 Turn-on for one Maximum number of scan after RUN used blocks (CPU No.2) -[MOV K7 SD798 Maximum number of used blocks (CPU No.3) SM402 8 -[MOV K100 D1 Number of write points to CPU No.2 Turn-on for one scan after RUN - MOV K100 D3 Number of write points to CPU No.3 The DDWR instruction is executed to CPU No.2 at the rise of X0 11 - SET M0 Execution command of the During execution the DDWR instruction to CPU No.3 DDWR instruction to CPU No.2 M0 SM797 D.DDWRH3E1 Number of used 14 1 F D0 ZR0 ZR0 M1 Write data to CPU No.2 During execution Completion Write data Completion of the DDWR blocks information status (CPU No.2) to CPU No.2 devaice (CPU No.2) (CPU No.2) instruction to CPU No.3 -[RST M0 During execution of the DDWR instruction to CPU No.2 The DDWR instruction is executed to CPU No.3 at the rise of X1 29 -[SET М3 During execution the DDWR instruction to During execution of the DDWR instruction to CPU No.3 CPU No.3 М3 SM798 32 ZR1000 Write data | | | D.DDWRH3E2 D2 ZR1000 M4 During execution of the DDWR Completion Completion Number of used Write data status (CPU No.3) device (CPU No.3) blocks information to CPU No.3 to CPU No.3 (CPU No.3) instruction to CPU No.3 - RST М3

During execution of the DDWR instruction to CPU No.3


(8) Program example when the multiple CPU high-speed transmission dedicated instructions are executed to CPU modules by turns

When the multiple CPU high-speed transmission dedicated instructions are executed to Universal model QCPUs by turns, release an interlock to prevent the concurrent execution.


Use the cyclic transmission area device (from U3En\G10000) as an interlock.

The following shows a program example when the multiple CPU high-speed transmission dedicated instructions are executed at CPU No.s 1 and 2 by turns.

Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No.1



Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No.2



(9) Program example when data exceeding 100 words are written/read with the multiple CPU high-speed transmission dedicated instruction

The maximum number of write/read points that can be processed with the multiple CPU high-speed transmission dedicated instruction is 100 words. Data exceeding 100 words can be written/read by executing the multiple CPU high-speed transmission dedicated instruction at several times.

The following shows a program example using the D(P).DDWR instruction of the multiple CPU high-speed transmission dedicated instruction. The similar program can be used when using the D(P).DDRD instruction of the multiple CPU high-speed transmission dedicated instruction.


(a) Program example when one D(P).DDWR instruction is executed.

The following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No.1 to ZR0 to ZR999 in CPU No.2 with the D.DDWR instruction.

In the following program example, the next D.DDWR instruction is executed after the completion device of the D.DDWR instruction (M2) turns on so that only one D.DDWR instruction may be executed.

Program example when one D(P).DDWR instruction is executed

The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting is set to CPU No.2




(b) Program example when the D(P).DDWR instructions are executed concurrently

The following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No.1 to ZR0 to ZR999 in CPU No.2 with the D.DDWR instruction.

As shown on the program example, multiple CPU device write/read instructions can be executed concurrently. When reading/writing devices with the multiple CPU high-speed transmission dedicated instructions concurrently, the more the total number of blocks in the multiple CPU high speed transmission area (send area), the more the time taken to complete reading/writing with the multiple CPU high-speed transmission dedicated instruction can be shortened.


Program example when the D(P).DDWR instructions are executed concurrently





- Universal model QCPU: The serial number (first five digits) is "10012" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU cannot be used.

10.2 D.DDWR, DP.DDWR



Setting	Internal	Devices	R, ZR	JONE U		U []\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211			Bit Word		0 :10:1	Z.II
n *1	_	0	0			_		0	_
§1) *2	_	△*3	△*4					_	_
§2 *2	_	0	0					_	_
©1 *2	_	0	0					_	_
©2 *2	△*6		△*4			_		_	_

- *1: Index modification cannot be made to setting data n.
- *2: Index modification cannot be made to setting data from §1 to ©2.
- *3: Local devices cannot be used.
- *4: File registers cannot be used per program.
- *5: FD @ (indirect specification) cannot be used.
- *6: FX and FY cannot be used.

Set Data

Setting data	Description	Data type
n	The result of dividing the start I/O number of another CPU by 16 CPU No.1: 3E0 _H , CPU No.2: 3E1 _H , CPU No.3: 3E2 _H , CPU No.4: 3E3 _H	BIN 16 bits
§ 1	Start device of the host CPU that stores control data	Device name
\$2	Start device of the host CPU that stores data to be written	Device name
<u>(i)</u>	Start device of another CPU where data to be written will be stored	Device*7 Character string*8*9
(D2)	Completion device	Bit


- *7: By specifying a file register (R, ZR), data can be written to devices in another CPU, outside the range of host CPU.
- *8: By specifying the start device by " ", data can be written to devices in another CPU, outside the range of host CPU.
- *9: Indexed devices cannot be specified (e.g. D0Z0).

Control Data

Device	Item	Setting data	Setting range	Set by
§1)+0	Completion status	An execution result upon completion of the instruction is stored. 0000(H): No errors (normal completion) Other than 0000(H): Error code (error completion)	_	System
§1)+1	Number of write points	Set the number of write points in units of words.	1 to 100	User

Function

(1) In multiple CPU system, data stored in a device specified by host CPU (②) or later is stored by the number of write points specified by (②+1) into a device specified by another CPU (n) (①) or later.



- (2) Whether to complete the D(P).DDWR instruction normally can be checked by the completion device (@+0) and completion status display device (@+1).
 - (a) Completion device (©2+0)

 Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing.
 - (b) Completion status display device (2+1)

 This device turns on/off depending on the status upon completion of the instruction.
 - · Normal completion: Off
 - Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing (At error completion, an error code is stored at control data (\$\sigma\$+0): Completion status)).
- (3) The number of blocks used for the instruction depends on the number of write points (refer to Page 686, Section 10.1).

Number of blocks used for the instruction

Number of write points specified by the instruction	D(P).DDWR instruction
1 to 4	1
5 to 20	2
21 to 36	3
37 to 52	4
53 to 68	5
69 to 84	6
85 to 100	7

(4) The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.

Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799) as an interlock prevent error completion (refer to Page 687, Section 10.1).

Operation Error

In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4350	 Specified another CPU is incorrect. Or the multiple CPU high-speed transmission dedicated instruction is disabled. The reserved CPU has been specified. A CPU that is not mounted has been specified. Another CPU start I/O number divided by 16n is not within the range from 3E0_H to 3E3_H. The instruction was executed when the module is set to "Do not use multiple CPU high speed transmission". The instruction was executed with the CPU module that cannot use this instruction. The host CPU has been specified. The CPU where the instruction cannot be executed has been specified. 	ı		ı		0	
4351	Another CPU does not support this instruction.					0	_
4352	The number of devices is incorrect.					0	_
4353	The device that cannot be used for the instruction has been specified.			_		0	_
4354	A device has been specified by the character string that cannot be used.		_		_	0	
4355	The number of write points, (si +1), is other than 0 to 100.		_	_	_	0	_


In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device (§9+0).

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
0010 _H	The request of the instruction to the target CPU is more than the acceptable value (no empty block exists in the multiple CPU high speed transmission area).		_	1	1	0	_
1001 _H	A device of another CPU specified in (9) cannot be used for the CPU, or is outside the device range.	-	_	_	-	0	_
1003 _H	The response of the instruction from another CPU cannot be returned (no empty block exists in the multiple CPU high speed transmission area).		_	-	1	0	_
1080 _H	The number of write points set with the D(P).DDWR instruction is 0.	_	_		_	0	

Program Example

(1) This program stores data by 10 words starting from D0 in host CPU into W10 or later in CPU No.2 when X0 turns on.

[Ladder Mode]



[List Mode]

13 LD M100 14 MPS 15 ANI M101 16 SET M102 17 MPP 18 AND M101 19 SET M103	Step	Instruction		[Device		
3 DP.DDWR H3E1 D100 D0 W10 M100 14 MPS 15 ANI M101 16 SET M102 17 MPP 18 AND M101 19 SET M103	0	LD	ΧO				
13 LD M100 14 MPS 15 ANI M101 16 SET M102 17 MPP 18 AND M101 19 SET M103	1	MOVP	K10	D101			
14 MPS 15 ANI M101 16 SET M102 17 MPP 18 AND M101 19 SET M103	3	DP.DDWR	H3E1	D100	D0	W10	M100
15 ANI M101 16 SET M102 17 MPP 18 AND M101 19 SET M103	13	LD	M100				
16 SET M102 17 MPP 18 AND M101 19 SET M103	14	MPS					
17 MPP 18 AND M101 19 SET M103	15	ANI	M101				
18 AND M101 19 SET M103	16	SET	M102				
19 SET M103	17	MPP					
	18	AND	M101				
20 END	19	SET	M103				
	20	END					

10.3 D.DDRD, DP.DDRD

Caution

10.3

- (1) Digit specification of bit device is possible for n, ②, and ②. Note that when the digit specification of bit device is made to ③ or ②, the following conditions must be met.
 - · Digits are specified by 16 bits (4 digits).
 - The start bit device is multiples of 16 (10_H).

D.DDRD, DP.DDRD

- (2) Execute this instruction after checking that the write target CPU is powered on. Not doing so may end up no processing.
- (3) If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.
- (4) SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the D(P).DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.



- Universal model QCPU: The serial number (first five digits) is "10012" or later
- Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU cannot be used.

Setting	Internal	Devices	R, ZR	J	NED	U[]\G[]	Zn	Constants	Other		
Data	Bit	Word	11, 211	Bit	Bit Word		Word		2.11	K, H	Other
n *1	_	0	0			_		0	_		
§1) *2	_	△*3	△*4			_		_	_		
§2 *2	_	0	0			_		_			
©1 *2	1	0	0			_		_			
©2 *2	△*6		△*4			_		_			

- *1: Index modification cannot be made to setting data n.
- *2: Index modification cannot be made to setting data from §1 to ©2.
- *3: Local devices cannot be used.
- *4: File registers cannot be used per program.
- *5: FD @ (indirect specification) cannot be used.
- *6: FX and FY cannot be used.

Set Data

Setting data	Description	Data type
n	The result of dividing the start I/O number of another CPU by 16 CPU No.1: 3E0 _H , CPU No.2: 3E1 _H , CPU No.3: 3E2 _H , CPU No.4: 3E3 _H	BIN 16 bits
§ 1	Start device of the host CPU that stores control data	Device name
\$2	Start device of another CPU that stores data to be read	Device name
(9)	Start device of the host CPU where read data will be stored	Device*7 Character string*8*9
62	Completion device	Bit


- *7: By specifying a file register (R, ZR), data can be read to devices in another CPU, outside the range of host CPU.
- *8: By specifying the start device by " ", data can be read to devices in another CPU, outside the range of host CPU.
- *9: Indexed devices cannot be specified (e.g. D0Z0).

Control Data

Device	Item	Setting data	Setting range	Set by
§1+0	Completion status	An execution result upon completion of the instruction is stored. 0000(H): No errors (normal completion) Other than 0000(H): Error code (error completion)	1	System
<u>\$2</u> +1	Number of read points	Set the number of read points in units of words.	1 to 100	User

Function

(1) In multiple CPU system, data stored in a device specified by another CPU (n) (((iii))) or later is stored by the number of read points specified by (((iiii)+1)) into a device specified by host CPU (((iii))) or later.



- (2) Whether to complete the D(P).DDRD instruction normally can be checked by the completion device (2+0) and completion status display device (2+1).
 - (a) END processing in scan data that CPU completed the instruction turns on the device and the next END processing turns off the device.
 - (b) This device turns on/off depending on the status upon completion of the instruction.
 - · Normal completion: Off
 - Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing (At error completion, an error code is stored at control data (⑤)+0): Completion status)).
- (3) The number of blocks used for the instruction depends on the number of read points (refer to Page 686, Section 10.1).

Number of blocks used for the instruction

Number of read points specified by the instruction	D(P).DDRD instruction
1 to 100	1

- (4) The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.
 - Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799) as an interlock prevent error completion (refer to Page 687, Section 10.1).

Operation Error

In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4350	 Specified another CPU is incorrect. Or the multiple CPU high-speed transmission dedicated instruction is disabled. The reserved CPU has been specified. A CPU that is not mounted has been specified. Another CPU start I/O number divided by 16n is not within the range from 3E0_H to 3E3_H. The instruction was executed when the module is set to "Do not use multiple CPU high speed transmission". The instruction was executed with the CPU module that cannot use this instruction. The host CPU has been specified. The CPU where the instruction cannot be executed has been specified. 			_		0	
4351	Another CPU does not support this instruction.					0	
4352	The number of devices is wrong.					0	_
4353	The device that cannot be used for the instruction has been specified.					0	_
4354	A device has been specified by the character string that cannot be used.	ı	1			0	
4355	The number of read points ((§)+1) is other than 0 to 100.		_		_	0	

In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device (§)+0).


Error	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
0010 _H	The request of the instruction to the target CPU is more than the acceptable value (no empty block exists in the multiple CPU high speed transmission area).	1	_	ı	ı	0	ı
1001 _H	The device for another CPU specified at @ cannot be used at another CPU, or is out of device range.	1	_	-	1	0	-
1003 _H	The response of the instruction from another CPU module cannot be returned (no empty blocks exist in the multiple CPU high speed transmission area).		_			0	1
1081 _H	The number of read points set with the D(P).DDRD instruction is other than 0 .	_	_	_	_	0	_


Program Example

(1) This program stores data by 10 words starting from D0 in CPU No.2 into W10 or later in host CPU when X0 turns on.

[List Mode]

[Ladder Mode]





Caution

- (1) Digit specification of bit device is possible for n, (2), and (2). Note that when the digit specification of bit device is made to (2) or (2), the following conditions must be met.
 - · Digits are specified by 16 bits (4 digits).
 - The start bit device is multiples of 16 (10_H).
- (2) Execute this instruction after checking that the read target CPU is powered on. Not doing so may end up no processing.
- (3) If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.

11.1 SP.CONTSW

CHAPTER 11 REDUNDANT SYSTEM INSTRUCTIONS (For REDUNDANT CPU)

11.1 SP.CONTSW



<u></u>	Command	
SP.CONTSW _	SP	P.CONTSW S D

- (S) : Value other than 0 and used to identify the processing that issued the system switching request (BIN 16 bits)
- Error completion device number (bits)

Setting	Internal	Devices	R, ZR	J	NED	U[]\G[]	Zn	Constants	Other
Data	Bit	Word	11, 211	Bit	Bit Word		2	K, H	Other
S	_							0	
0	0	С) ^{*1}					_	

^{*1:} The bit specification for the word device is available.

Function

- (1) Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction.
- (2) When using the SP.CONTSW instruction for system switching, the "manual switching enable flag (SM1592)" must have been turned ON (enabled) in advance.
- (3) (\$\sigma\$ is provided to identify the processing block of the program where system switching occurred when multiple SP.CONTSW instructions are used.
 - At \circledS , specify a value within the ranges -32768 to -1 and 1 to 32767 (1_H to FFFF_H).
 - The © value specified by the SP.CONTSW instruction is stored into the "system switching instruction argument (SD6)" of the error common information when the system switching is normally completed. *2
 - When multiple SP.CONTSW instructions are executed during the same scan, the argument of the SP.CONTSW instruction executed first is stored into the system switching instruction argument (SD6).
- (4) The (S) value specified by the SP.CONTSW instruction is stored into the "system switching instruction argument (SD1602)" of the new control system CPU module when system switching is normally completed. *3

 By reading the SD1602 value from the new control system CPU module, which the SP.CONTSW instruction was used for system switching can be confirmed.
 - *2: The (s) value specified for the SP.CONTSW instruction can be confirmed in the error common information of the PLC diagnostics dialog box on GX Developer.
 - *3: The new control system CPU module means the CPU module that was switched from the standby system to the control system by the SP.CONTSW instruction.
- (5) The error completion device is turned ON by the control system CPU module when system switching by the SP.CONTSW instruction was unsuccessful.
 - (a) When OPERATION ERROR is detected due to any of the following reasons at the execution of the SP.CONTSW instruction, the error completion device is turned ON during the instruction execution.
 - 0 is specified at (s) of the executed SP.CONTSW instruction.
 - The "manual switching enable flag (SM1592)" is OFF.
 - The SP.CONTSW instruction was executed by the standby system in the separate mode.
 - · The SP.CONTSW instruction was executed in the debug mode.

(b) If systems could not be switched due to any of the reasons given in the following table, the error completion device turns ON when system switching is executed in the END processing.

Reason No.	Reasons for System Switching Failure
0	Normally completed
1	Tracking cable is disconnected or faulty.
2	Hardware fault, power-off, reset or watchdog timer error occurred in the standby system.
3	Watchdog timer error occurred in the control system.
4	Preparations being made for tracking transfer.
5	Communication time-out.
6	Stop error occurred in the standby system. (Excluding watchdog timer error)
7	Operating status different between the control system and standby system.
8	Memory copy being executed from the control system to the standby system.
9	Write during RUN being executed.
10	Network fault detected by the standby system.

When the error completion device was turned ON due to unsuccessful system switching, 16 is stored into the "reason(s) for system switching (SD1588)" and the reason No. of the above table into the "reason(s) for system switching failure (SD1589)".

(6) Use a user program or GX Developer to turn OFF the error completion bit that has turned ON.

If normal system switching is performed by the execution of the SP.CONTSW instruction with the error completion device ON, the error completion device of the new standby system CPU module is also turned OFF.

When system switching is performed due to a factor other than the SP.CONTSW instruction, however, the error completion device is not turned OFF.

Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4110	The value specified at ⑤ is 0 at execution of the SP.CONTSW instruction.	-	1	-	0	1	_
4120	The manual switching enable flag (SM1592) is OFF (disabled) at the execution of the SP.CONTSW instruction.	1			0	_	_
4121	The SP.CONTSW instruction was executed by the standby system CPU module in the separate mode. The SP.CONTSW instruction was executed in the debug mode.	_	1	_	0		_

(2) If system switching was unsuccessful, the error flag (SM0) is turned ON and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
6220	The tracking cable is disconnected or faulty. Hardware fault, power-off, reset or watchdog timer error occurred in the standby system. Watchdog timer error occurred in the control system. Preparations are being made for tracking transfer. Communication time-out occurred. A stop error, excluding watchdog timer error, occurred in the standby system. The operating status differs between the control system and standby system. Memory copy is being executed from the control system to the standby system. Writing during RUN Network fault was detected by the standby system.				0	_	

Program Example

(1) The following program executes system switching on the leading edge of the system switching command (M100). If the system switching command (M100) remains ON, the SP.CONTSW instruction is also executed by the new control system CPU module after system switching. Therefore, M101 is added to the execution conditions as a consecutive switching prevention flag.



[List Mode]



APPENDICES

Appendix 1 OPERATION PROCESSING TIME

Appendix 1.1 Definition

- (1) Processing time taken by the QCPU, LCPU is the total of the following processing times.
 - · Total of each instruction processing time
 - END processing time (including I/O refresh time)
 - · Processing time for the function that increases the scan time
- (2) Instruction processing time
 - This is the total of processing time of each instruction shown in Page 707, Appendix 1.2, Page 722, Appendix 1.3 and Page 746, Appendix 1.4.
- (3) END processing time, I/O refresh time, and processing time for the function that increases the scan time Refer to the following manual(s) for the END processing time, I/O refresh time, and processing time for the function that increases the scan time.
 - (a) For QCPUs
 - QnUCPU User's Manual (Functions Explanation, Program Fundamentals)
 - Qn(H)/QnPH/QnPRHCPU User's Manual (Functions Explanation, Program Fundamentals)
 - MELSEC-L CPU Module User's Manual (Functions Explanation, Program Fundamentals)

Appendix 1.2 Operation Processing Time of Basic Model QCPU

The processing time for the individual instructions are shown in the table on the following pages.

Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.



When using a file resister (ZR), module access device (Un\ \square , U3En\ \square 0 to G511), and link direct device (Jn\ \square), add the processing time shown in Page 721, Appendix 1.2(6) to that of the instruction.

(1) Sequence instructions

Instructi	on	Condit	ion (Device)	Processing Time (μs)				
	OII .	Condit	ion (Device)	Q00JCPU	Q00CPU	Q01CPU		
LD								
LDI		X0		0.20	0.16	0.10		
AND								
ANI								
OR			D0.0	0.30	0.24	0.15		
ORI								
LDP			\ <u>'</u> 0					
LDF			X0					
ANDP				0.30	0.24	0.15		
ANDF			D0.0					
ORP			D0.0					
ORF								
ANB								
ORB					0.16	0.10		
MPS				0.20				
MRD								
MPP		M/han not evacuted						
INV		When not executed When executed		0.20	0.16	0.10		
MEP		When not executed		0.30	0.24	0.15		
MEF		When executed						
		When not (OFF→OFF)						
EGP		executed	(ON→ON)	0.20	0.16	0.10		
LOI		When (OFF→ON)		0.20	0.10	0.10		
		executed	(ON→OFF)					
		When not	(OFF→OFF)			•		
		executed	(ON→ON)	17	9.5	9.4		
EGF		When	(OFF→ON)					
		executed	(ON→OFF)	18	14	14		
		When not	(OFF→OFF)					
		changed		0.20	0.16	0.10		
	Υ		(ON→ON)					
		When	(OFF→ON)	0.20	0.16	0.10		
		changed	(ON→OFF)					
		When not	(OFF→OFF)	0.40	0.32	0.20		
OUT	D0.0	changed	$(ON \rightarrow ON)$	0.70	0.02	0.20		
	0.00	When	(OFF→ON)	0.40	0.22	0.20		
		changed (ON→OFF)		0.40	0.32	0.20		
		WI	nen OFF	24	20	19		
	F		When displayed	260	210	200		
			isplay completed	205	165	155		

Instruction		Condition (Device)			Processing Time (μs)					
ilistructi	OII	` '			Q00JCPU	Q00CPU	Q01CPU			
		When not executed			1.1	0.88	0.55			
	Т	\A/b = =	After time up		1.1	0.88	0.55			
	'	When executed	,,,, K		1.1	0.88	0.55			
OUT		executed	When added	D	1.2	0.96	0.60			
OUT		W	hen not executed		1.1	0.88	0.55			
		\A/I	After time up		1.1	0.88	0.55			
	С	When	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	K	1.1	0.88	0.55			
		executed	When added	D	1.2	0.96	0.60			
		W	hen not executed		1.1	0.88	0.55			
0.17.1	_		After time up		1.1	0.88	0.55			
OUTH	Т	When		K	1.1	0.88	0.55			
		executed	When added	D	1.2	0.96	0.60			
		W	hen not executed		0.20	0.16	0.10			
			When not changed							
	Y	When	(ON→ON)		0.20	0.16	0.10			
		executed	When changed (OFF→ON)		0.20	0.16	0.10			
		W	/hen not executed	+	0.40	0.32	0.20			
SET			When not changed							
5 2.	D0.0	When	(ON→ON)		0.40	0.32	0.20			
		executed	When changed (OFF→ON)		0.40	0.32	0.20			
		W	When not executed		0.50	0.44	0.25			
	F	When	When displayed		255	205	195			
		executed	Display completed		195	160	150			
		When not executed			0.20	0.16	0.10			
		1	When not changed		0.20	0.10	0.10			
	Y	When	(OFF→OFF)		0.20	0.16	0.10			
		executed	When changed (ON→OFF)		0.20	0.16	0.10			
		When not executed			0.40	0.32	0.20			
		1	When not changed			0.02	0.20			
	D0.0	When	(ON→ON)		0.40	0.32	0.20			
		executed	d When changed (OFF→ON)		0.40	0.32	0.20			
		W	hen not executed	\dashv	0.20	0.16	0.10			
RST	SM	When executed		+	0.20	0.16	0.10			
		W	hen not executed	\dashv	0.48	0.44	0.25			
	F	When	When displayed	+	75	69	65			
		executed	Display completed	+	43	35	33			
	_		hen not executed	\dashv	0.80	0.64	0.40			
	T, C		When executed	+	1.0	0.80	0.50			
	-		hen not executed	+	0.40	0.32	0.20			
	D		When executed	+	0.60	0.48	0.30			
			/hen not executed	+	0.50	0.40	0.25			
	Z		When executed	\dashv	9.4	7.9	7.4			
	-		/hen not executed	+		0.32	0.20			
	R		When executed	+	_	0.48	0.30			
PLS			on oxodutou	+	12	9.5	9.2			
PLF				+	11	9.5	8.9			
		10.	hen not executed	+	0.68	0.40	0.25			
FF	Y		When executed	+	7.5	6.2	5.7			
DELTA	DVO	W	hen not executed		0.50	0.40	0.25			
DELTA	DY0		When executed		26	21	21			
	+	When not executed When executed When executed		+	0.48	0.40	0.25			
DELTAP	DY0				00					

Instruction	Condition (Device)	F	Processing Time (μs)
ilistruction	Condition (Device)	Q00JCPU	Q00CPU	Q01CPU
SFT	When not executed	0.50	0.34	0.25
SFTP	When executed	12	8.7	8.3
MC	M0	0.40	0.32	0.20
IVIC	D0.0	3.3	2.9	2.8
MCR	_	0.20	0.16	0.10
	Error check performed	660	600	520
FEND END	No error check performed (* Battery check) (* Fuse blown check) (* I/O module verification)	660	600	520
NOP	_	0.20	0.16	0.10
NOPLF PAGE	_	0.20	0.16	0.10

(2) Basic instructions

The processing time when the instruction is not executed is calculated as follows:

In a 4 41	0 4141	(D1)	Pı	rocessing Time (µ	ıs)
Instruction	Condition	on (Device)	Q00JCPU	Q00CPU	Q01CPU
1.0	In condu	uctive status	0.80	0.64	0.40
LD =	In non-con	ductive status	0.80	0.64	0.40
	When n	ot executed	0.70	0.56	0.35
AND =	\\/\bar\\	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
	When n	ot executed	0.70	0.56	0.35
OR =	\\/\langle_0 = 0.00 = 0.00 = d	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
ID 45	In condu	uctive status	0.80	0.64	0.40
LD < >	In non-con	ductive status	0.80	0.64	0.40
	When n	ot executed	0.70	0.56	0.35
AND <>	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
	When n	0.70	0.56	0.35	
OR < >	\\/han avacuted	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
I.D.	In condu	uctive status	0.80	0.64	0.40
LD >	In non-con	ductive status	0.80	0.64	0.40
	When n	When not executed			0.35
AND >	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
	When n	ot executed	0.70	0.56	0.35
OR >	140	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
1.5	In condu	uctive status	0.80	0.64	0.40
LD < =	In non-con	ductive status	0.80	0.64	0.40
	When n	ot executed	0.70	0.56	0.35
AND < =	\A/I ₂ = 1	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
	When n	ot executed	0.70	0.56	0.35
OR < =	\A/I ₂ = 2 = 2 = 2 = 1	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
1.5	In condu	uctive status	0.80	0.64	0.40
LD <	In non-con	In non-conductive status			0.40

Instruction	Condition	on (Device)	Pi	rocessing Time (µ	s)
mod dedon	Condition	Q00JCPU	Q00CPU	Q01CPU	
	When no	ot executed	0.70	0.56	0.35
AND <	When executed	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
	When no	ot executed	0.70	0.56	0.35
OR <	When executed	In conductive status	0.80	0.64	0.40
	when executed	In non-conductive status	0.80	0.64	0.40
D	In condu	ictive status	0.80	0.64	0.40
_D > =	In non-con	ductive status	0.80	0.64	0.40
	When no	ot executed	0.70	0.56	0.35
AND > =	\\\(\lambda(\text{\tinc{\tint{\text{\tin}\text{\tin}\tint{\text{\tin}\tint{\text{\text{\text{\tin}\text{\text{\text{\text{\text{\text{\texi}\tint{\text{\text{\text{\texi}\text{\text{\texi}\tint{\text{\ti}\tinz}\tint{\text{\texi}\tint{\text{\ti}\text{\text{\t	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
	When no	ot executed	0.70	0.56	0.35
OR > =	100	In conductive status	0.80	0.64	0.40
	When executed	In non-conductive status	0.80	0.64	0.40
	In condu	ictive status	1.0	0.80	0.50
_DD =	In non-con	ductive status	1.0	0.80	0.50
	When no	ot executed	0.80	0.64	0.40
ANDD =		In conductive status	1.0	0.80	0.50
	When executed	In non-conductive status	1.0	0.80	0.50
	When no	ot executed	0.80	0.64	0.40
ORD =		In conductive status	1.0	0.80	0.50
	When executed	In non-conductive status	1.0	0.80	0.50
	In condu	uctive status	1.0	0.80	0.50
_DD < >		ductive status	1.0	0.80	0.50
	When no	0.80	0.64	0.40	
ANDD <>	VVIICITIE	In conductive status	1.0	0.80	0.50
	When executed	In non-conductive status	1.0	0.80	0.50
	When n	ot executed	0.80	0.64	0.40
ORD <>	VVIICITII	In conductive status	1.0	0.80	0.40
OND Y >	When executed	In non-conductive status	1.0	0.80	0.50
	In condu	ictive status	1.0	0.80	0.50
LDD >		ductive status	1.0	0.80	0.50
		ot executed	0.80	0.64	0.40
ANDD >	VVIICITII	In conductive status	1.0	0.80	0.40
ANDD >	When executed		1.0	0.80	0.50
	Whon n	In non-conductive status of executed	0.80	0.64	0.30
	vviien n				
ORD >	When executed	In conductive status	1.0	0.80	0.50
	la sain di	In non-conductive status	1.0	0.80	0.50
LDD < =		ictive status	1.0	0.80	0.50
		ductive status	1.0	0.80	0.50
ANDD 4 -	When no	ot executed	0.80	0.64	0.40
ANDD < =	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
	When no	ot executed	0.80	0.64	0.40
ORD < =	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
_DD <	In condu	uctive status	1.0	0.80	0.50
		ductive status	1.0	0.80	0.50
	When no	ot executed	0.80	0.64	0.40
ANDD <	When executed	In conductive status	1.0	0.80	0.50
	VVIIGH GAGCUIGU	In non-conductive status	1.0	0.80	0.50
	When no	ot executed	0.80	0.64	0.40
ORD <	\\/\lands	In conductive status	1.0	0.80	0.50
	When executed	In non-conductive status	1.0	0.80	0.50
	In condu	uctive status	1.0	0.80	0.50
LDD > =		ductive status	1.0	0.80	0.50

Instruction	Condition	n (Device)	Processing Time (μs)				
instruction			Q00JCPU	Q00CPU	Q01CPU		
	When not	executed	0.80	0.64	0.40		
ANDD > =	When executed	In conductive status	1.0	0.80	0.50		
	\A/ban nat	In non-conductive status	1.0	0.80	0.50		
ORD > =	vvnen not	executed In conductive status	0.80 1.0	0.64 0.80	0.40 0.50		
ORD > =	When executed	In non-conductive status	1.0	0.80	0.50		
BKCMP = \$1 \$2 D n	n :	= 1	130	105	97		
BKCMP = P S S D n		: 96	205	175	165		
		= 1	130	105	98		
BKCMP<> \$1 \$2 D n							
BKCMP<>P (5) (5) (1) n		: 96	210	180	165		
BKCMP> 🕄 🕄 🛈 n		= 1	130	105	97		
BKCMP>P \$1 \$2 D n	n =	: 96	210	180	165		
BKCMP>= \$1 \$2 D n	n =	= 1	130	105	98		
BKCMP>=P \$1 \$2 D n	n =	: 96	205	175	165		
BKCMP< \$1 \$2 D n	n :	= 1	130	105	98		
BKCMP <p \$1="" \$2="" d="" n<="" td=""><td>n =</td><td>: 96</td><td>210</td><td>180</td><td>165</td></p>	n =	: 96	210	180	165		
BKCMP<= \$1 \$2 D n	n =	= 1	130	105	97		
BKCMP<=P \$1 \$2 D n	n =	: 96	205	175	165		
+ (\$ (0)							
+P \$ D	When e	xecuted	1.0	0.80	0.50		
+ \$1 \$2 D							
+P S1 S2 D	When e	executed	1.2	0.96	0.60		
- (S) (D)	When e	executed	1.0	0.80	0.50		
- P (S) (D)							
- §1 §2 D	When e	executed	1.2	0.96	0.60		
- P 🕄 🕄 D							
D+ S D	When e	executed	1.3	1.04	0.65		
D+P ® ®							
D+ §1 §2 D	When e	executed	1.5	1.2	0.75		
D+P §1 §2 D	VVIICITO	Acoulou	1.0	1.2	0.70		
D - (S) (D)	When	veguted	1.3	1.04	0.65		
D - P (S) (D)	vvnen e	executed	1.3	1.04	0.05		
D - \$1 \$2 D							
D - P S1 S2 D	When e	executed	1.5	1.2	0.75		
* (§1) (§2) (D)							
* P \$1 \$2 D	When e	executed	1.1	0.88	0.55		
/ §1 §2 D							
/P (S) (S) (D)	-	_	19	16	15		
D * \$1 \$2 D							
	_		41	34	31		
D*P\$1\$2 D							
D/ §) §2 D	_		28	23	21		
D/P \$1 \$2 D							
B+ (S) (D)	_	_	34	28	26		
B+P ® ®			-		-		
B+ (§1) (§2) (D)	_	_	47	39	37		
B+P \$1 \$2 D			71		, 		
	•						

Instruction	Condition (Davise)	P	Processing Time (μs)				
Instruction	Condition (Device)	Q00JCPU	Q00CPU	Q01CPU			
B - (S) (D)		34	28	26			
B - P (S) (D)	_	34	20	20			
B - §1 §2 D		40	10	00			
B - P 🔄 🕸 D	_	48	40	38			
DB+ S D		_	_				
DB+P S D	_	58	48	44			
DB+ \$1 \$2 D							
DB+P \$1 \$2 D	_	60	49	46			
DB - (S) (D)							
DB - P (S (D)	-	59	48	45			
DB - \$1 \$2 D							
DB - P 🕄 🕲 🔘	-	60	51	45			
B * \$1 \$2 ®							
B * P 🕄 🕸 D	_	42	35	33			
B/ \$1							
B/P §1 © (D)	_	48	40	37			
DB * \$1 \$2 D							
	_	140	120	110			
DB * P \$1 \$2 D							
DB/ (§) (§) (D)	_	83	69	65			
DB/P 🕄 🕄 🛈							
BK + \$1 \$2 D n	n = 1	105	86	80			
BK + P 🕄 🕄 🛈 n	n = 96	185	155	140			
BK - \$1 \$2 D n	n = 1	105	86	80			
BK - P 🗐 🕸 🛈 n	n = 96	185	155	140			
INC	_	0.70	0.56	0.35			
INCP DINC							
DINCP	_	0.90	0.72	0.45			
DEC		0.70	0.50	0.25			
DECP		0.70	0.56	0.35			
DDEC	_	0.90	0.72	0.45			
DDECP BCD							
BCDP	_	20	16	15			
DBCD		26	21	20			
DBCDP	<u> </u>	20	21	20			
BIN	_	19	16	15			
BINP DBIN							
DBINP	_	22	18	17			
DBL		19	16	15			
DBLP		19	10	10			
WORD	_	23	19	17			
WORDP GRY							
GRYP	_	19	16	15			
DGRY		23	19	17			
DGRYP	_	23	19	17			
GBIN	_	52	42	40			
GBINP							

lu atuu ati a		Condition (Posice)	Processing Time (μs)			
Instruction	n	Condition (Device)	Q00JCPU	Q00CPU	Q01CPU	
DGBIN		_	110	88	84	
DGBINP						
NEG NEGP		_	16	13	12	
DNEG						
DNEGP		_	19	17	15	
BKBCD (S) (D) n		n = 1	78	63	57	
BKBCDP (S) (D) n		n = 96	315	275	250	
BKBIN (S) (D) n		n = 1	74	61	57	
BKBINP (S) (D) n		n = 96	285	255	230	
MOV		⑤ = D0,	0.70	0.56	0.35	
MOVP		S = D0, D = J1 \ W1	155	130	120	
DMOV		S = D0, D = D1	0.90	0.72	0.45	
DMOVP		S = D0, D = J1 \ W1	165	135	120	
\$MOV		0 characters	46	38	35	
\$MOVP		32 characters	98	80	73	
CML		_	0.70	0.56	0.35	
CMLP			0.70	0.00	0.00	
DCML DCMLP		_	0.90	0.72	0.45	
BMOV S D n		n = 1	27	21	20	
BMOVP S D n		n = 96	72	62	53	
FMOV S D n		n = 1	23	19	17	
FMOVP S D n		n = 96	48	41	36	
XCH						
XCHP		_	7.6	6.3	5.7	
DXCH			0.5	0.0	7.4	
DXCHP		_	9.5	8.0	7.1	
BXCH 🖭 🔯 n		n = 1	62	51	48	
BXCHP 🖭 🔯 n		n = 96	165	140	125	
SWAP		_	17	14	13	
SWAPP CJ			10	8.5	8.1	
SCJ		<u> </u>	10	8.5	8.1	
JMP			11	8.5	8.1	
GOEND		<u></u>	3.3	2.9	2.8	
DI		<u>_</u>	13	12	11	
El			14	11	11	
IMASK			41	34	35	
IRET			205	170	155	
T		n = 1	55	46	43	
RFS	Χ	n = 96	79	64	59	
RFSP		n = 1	54	45	41	
	Υ	n = 96	73	61	56	

(3) Application instructions

The processing time when the instruction is not executed is calculated as follows:

Q00JCPU $0.20 \times$ (No. of steps for each instruction + 1) μ s Q00CPU $0.16 \times$ (No. of steps for each instruction + 1) μ s Q01CPU $0.10 \times$ (No. of steps for each instruction + 1) μ s

Instruction	Condition (Device)	Pi	Processing Time (μs)			
instruction	Condition (Device)	Q00JCPU	Q00CPU	Q01CPU		
WAND S D	When executed	1.0	0.80	0.50		
WANDP®®						
WAND (\$1) (\$2) (D)	When executed	1.2	0.96	0.60		
WANDP (§1) (§2) (D)						
DAND S D	When executed	1.3	1.04	0.65		
DANDP ® ®				0.00		
DAND (3) (2) (D)	When executed	1.5	1.2	0.75		
DANDP (\$1) (\$2) (D)	vinon executed	1.0	1.2	0.70		
BKAND (\$1) (\$2) (10) n	n = 1	110	87	79		
BKANDP 🕄 🕄 D n	n = 96	185	155	140		
WOR S D	When executed	1.0	0.80	0.50		
WORP ® D	when executed	1.0	0.80	0.50		
WOR \$1 \$2 D	When executed	1.2	0.96	0.60		
WORP \$1 \$2 D	When executed	1.2	0.90	0.00		
DOR ® ®	When executed	1.3	1.04	0.65		
DORP ® ®	when executed	1.3	1.04	0.05		
DOR (§1) (§2) (D)	M/ban avagutad	1.5	1.2	0.75		
DORP (9) (2) (D)	When executed	1.5	1.2	0.75		
BKOR (§1) (§2) (D) n	n = 1	110	87	81		
BKORP (§1) (§2) (D) n	n = 96	185	155	140		
WXOR S D	Who are associated	1.0	0.80	0.50		
WXORP (S) (D)	When executed	1.0	0.80	0.50		
WXOR (§1) (§2) (D)	VA/In air ann an tag	4.0	0.00	0.00		
WXORP \$1 \$2 D	When executed	1.2	0.96	0.60		
DXOR S D	When executed	4.2	1.04	0.05		
DXORP ® ®	vvnen executed	1.3	1.04	0.65		
DXOR §1 §2 D	NA/In air ann an ta d	4.5	4.0	0.75		
DXORP (§1) (§2) (D)	When executed	1.5	1.2	0.75		
BKXOR (§1) (§2) (D) n	n = 1	110	87	81		
BKXORP 🕄 🕸 🛈 n	n = 96	185	155	140		
WXNR S D	NA/In air ann an ta d	1.0	0.00	0.50		
WXNRP S D	When executed	1.0	0.80	0.50		
WXNR \$1 \$2 D	M/ban avagutad	1.2	0.06	0.60		
WXNRP (§1) (§2) (D)	When executed	1.2	0.96	0.60		
DXNR S D	M/ban avagutad	1.3	1.04	0.65		
DXNRP ® ®	When executed	1.3	1.04	0.05		
DXNR \$1 \$2 D	When executed	1.5	1.2	0.75		
DXNRP (§1) (§2) (D)	when executed	1.5	1.4	0.73		
BKXNR 🕄 🕸 🛈 n	n = 1	110	87	82		
BKXNRP \$1 \$2 D n	n = 96	185	155	140		
ROR D n	n = 1	13	11	9.7		
RORP D n	n = 15	13	11	9.7		

Instruction	Condition (Device)		Processing Time (μs)			
Instruction	Condit	ion (Device)	Q00JCPU	Q00CPU	Q01CPU	
RCR D n		n = 1	15	12	12	
RCRP ① n	1	n = 15	15	13	12	
ROL [®] n		n = 1	13	11	10	
ROLP ① n	1	n = 15	13	11	10	
RCL ① n		n = 1	15	13	12	
RCLP D n	1	า = 15	16	13	12	
DROR ① n		n = 1	15	12	12	
DRORP D n	1	n = 31	15	13	12	
DRCR ① n		n = 1	17	14	14	
DRCRP (D) n	1	n = 31	18	16	15	
DROL ® n		n = 1	14	13	12	
DROLP ① n	1	n = 31	14	13	12	
DRCL ® n		n = 1	18	15	14	
ORCLP n		n = 31	20	17	16	
SFR D n		n = 1	13	10	9.7	
SFRP n		n = 15	13	11	9.5	
SFL D n		n = 1	12	10	9.5	
SFLP ① n		n = 15	12	9.8	9.5	
BSFLR D n		n = 1	42	35	33	
BSFLR		n = 96	69	58	54	
BSFL®n		n = 1	41	34	32	
		ו = 96	63	53	50	
BSFLP ® n			19	16	15	
OSFR ® n		n = 1				
DSFRP ® n		n = 96	71	61	53	
DSFL ® n		n = 1	19	16	15	
DSFLP ® n		n = 96	70	60	52	
BSET ① n		n = 1	27	22	20	
BSETP D n		า = 15	27	22	20	
BRST D n		n = 1	27	22	21	
BRSTP D n	1	n = 15	27	22	21	
TEST 🕄 🥸 D		_	35	30	27	
TESTP (SI) (SI) (D)						
DTEST 🕄 🥸 🛈			37	31	28	
DTESTP 🕄 🕸 D						
BKRST ① n		n = 1	49	41	38	
BKRSTP ® n	1	n = 96	64	54	50	
	n = 1	All match	56	54	42	
SER SI SI D n		None match All match	56 280	54 240	42 220	
SERP \$1 \$2 D n	n = 96	None match	280	240	220	
	n = 4	All match	71	67	53	
DSER 🗐 🥯 Ď n	n = 1	None match	71	67	54	
OSERP 🕄 🥸 🛈 n	n = 96	All match	495	415	375	
		None match	500	415	375	
SUM		S) = 0	32	26	25	
SUMP	<u>\$</u>	= FFFF _H	27	22	21	

In atmostic in	Condition (Device)		Processing Time (μs)			
Instruction			Q00JCPU	Q00CPU	Q01CPU	
DSUM	(S) = 0		54	44	42	
DSUMP	S = FFFFFFF _H		54	44	42	
DECO S D n	n = 2		60	50	46	
DECOP S D n	n =	: 8	80	65	61	
	n = 2	M1 = ON	66	55	51	
ENCO S D n	2	M4 = ON	66	54	51	
ENCOP ® D n	n = 8	M1 = ON M256 = ON	90 76	76 74	71 71	
SEG		W230 - ON				
SEGP		_	8.0	6.8	6.1	
DIS ® ® n	n =	: 1	47	39	36	
DISP S D n	n =	: 4	53	43	40	
UNI ® ® n	n =	: 1	54	44	41	
UNIP ® ® n	n =	: 4	60	49	46	
NDIS \$1 D \$2			00	70	20	
NDISP \$1 (D) \$2	_	-	92	76	38	
NUNI (5) (D) (52)			47	39	36	
NUNIP (51) (D) (52)	_	_	47	39	30	
WTOB ® ® n	n =	: 1	56	46	42	
WTOBP S D n	n =	96	190	155	145	
BTOW S D n	n =	: 1	56	46	42	
BTOWP ® ® n	n =	96	190	155	145	
MAX S D n	n = 1		48	40	36	
MAXP S D n	n = 96		300	240	235	
MIN S D n	n =	: 1	48	40	36	
MINP S D n	n =	96	300	240	235	
DMAX S D n	n =	: 1	52	43	39	
DMAXP ® D n	n =	96	600	490	460	
DMIN S D n	n =	: 1	52	43	39	
DMINP ® ® n	n =	96	585	475	445	
0.000	n = 1, @	§2 = 1	66	55	50	
SORT (51) n (52) (01) (02)	n = 96, 🕸 = 16		329	270	252	
	n = 1, §2 = 1		98	57	52	
DSORT (§1) n (§2) (D1) (D2)	n = 96, (386	317	294	
WSUM S D n	n =		52	43	40	
WSUMP ® D n	n =		175	140	135	
DWSUM ® ® n	n =		61	51	46	
DWSUMP ® ® n	n = 96		515	420	395	
FOR n	n = 0		11	8.9	8.1	
NEXT			8.8	7.3	6.8	
BREAK	_		37	30	28	
BREAKP CALL Pn						
CALLP Pn	_		17	14	13	
CALL Pn S1 to S5						
CALLP Pn 🕄 to 👀	_	_	245	200	190	
RET	Return to original program		16	13	12	

Instruction	Condition (Device)	Pr	Processing Time (μs)			
mstruction	Condition (Device)	Q00JCPU	Q00CPU	Q01CPU		
FCALL Pn FCALLP Pn	_			22		
FCALL Pn 🕙 to 👀	_	250	205	190		
FCALLP Pn 🗐 to 😂		230	200	130		
COM	_	110	77	72		
IX		65	54	51		
IXEND		30	26	25		
IXDEV + IXSET	Number of contacts 1	145	120	110		
INDEV + INSET	Number of contacts 14	770	630	585		
FIFW	Number of data points 0	36	32	28		
FIFWP	Number of data points 96	36	32	28		
FIFR	Number of data points 1	45	41	36		
FIFRP	Number of data points 96	93	82	70		
FPOP	Number of data points 1	40	37	32		
FPOPP	Number of data points 96	40	37	32		
FINS	Number of data points 0	53	44	38		
FINSP	Number of data points 96	100	89	76		
FDEL	Number of data points 1	60	50	43		
FDELP	Number of data points 96	110	95	82		
FROM n1 n2 D n3	n3 = 1	125	105	93		
FROMP n1 n2	n3 = 1000	740	695	685		
DFRO n1 n2 D n3	n3 = 1	130	110	100		
DFROP n1 n2 D n3 *1	n3 = 500	745	695	675		
TO n1 n2 S n3	n3 = 1	120	105	92		
TOP n1 n2 S n3 *1	n3 = 1000	735	680	645		
DTO n1 n2 S n3	n3 = 1	130	110	99		
DTOP n1 n2 (\$) n3 *1	n3 = 500	740	680	640		
LIMIT		34	28	26		
LIMITP	-	34	20	20		
DLIMIT		41	34	30		
DLIMITP			<u> </u>	00		
BAND	_	33	28	25		
BANDP				-		
DBAND	_	40	34	30		
DBANDP ZONE						
ZONEP		31	25	24		
DZONE						
DZONEP	-	37	29	28		
RSET						
RSETP	_		18	16		
DATERD	1		_			
DATERDP	_	30	25	23		
DATEWR		00	E7	E 4		
DATEWRP	-	69	57	54		
DATE+	No digit increase	47	39	36		
DATE+P	Digit increase	50	42	38		
DATE -	No digit increase	47	40	36		
DATE - P	Digit increase	50	42	38		
SECOND		28	24	22		
SECONDP *1: The EBOM/TO in	patrication differs in proceeding time according to					

^{*1:} The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules. (The CPU also differs in processing time according to the extension base type.)

Instruction	Condition (Device)	Processing Time (μs)			
mstruction	Condition (Device)	Q00JCPU	Q00CPU	Q01CPU	
HOUR	_	38	32	29	
HOURP	_	30	32	29	
WDT		18	15	14	
WDTP	_	10	15	14	
DUTY	_	41	36	32	
ZRRDB			24	22	
ZRRDBP	_		24	22	
ZRWRB			27	24	
ZRWRBP	_		21	24	
ADRSET		23	19	18	
ADRSETP	_	25	19	10	
ZPUSH		38	33	30	
ZPUSHP	_	36	33	30	
ZPOP		37	31	29	
ZPOPP	_	37	31	29	
ZCOM	_	105	82	80	

(4) Processing time for QCPU instructions (QCPU instructions only)

Instruction	Condition (Device)	Processing Time (μs)		
mstraction	Condition (Bevice)	Q00JCPU	Q00CPU	Q01CPU
UNIRD	n = 1	96	80	74
UNIRDP	n = 16	440	370	340

(5) Instructions executable by the product with the first 5 digits of the serial No. "04122" or higher

Instruction		Condition (Device)			Processing Time (μs)			
instruction		Condition (D	evice)	Q00JCPU	Q00CPU	Q01CPU		
LDE =	Single precision	In co	onductive status	43.0	35.5	33.0		
LDE -	Single precision	In non-	conductive status	46.0	38.0	35.5		
		Whe	n not executed	1.5	1.2	1.0		
ANDE =	Single precision	When	In conductive status	35.5	29.5	26.5		
		executed	In non-conductive status	42.0	35.0	32.5		
		Whe	n not executed	1.5	1.2	1.0		
ORE =	Single precision	When	In conductive status	42.0	35.0	32.5		
		executed	In non-conductive status	37.0	31.0	28.5		
LDE <>	Single precision	In co	onductive status	46.0	38.0	35.5		
LDE < >	Single precision	In non-	conductive status	43.5	36.0	33.0		
		Whe	n not executed	1.5	1.2	1.0		
ANDE <>	Single precision	When	In conductive status	38.5	31.5	29.0		
		executed	In non-conductive status	39.5	33.0	30.5		
	Single precision	When not executed		1.5	1.2	1.0		
ORE <>		When	In conductive status	45.0	37.5	35.0		
		executed	In non-conductive status	34.5	29.0	26.5		
LDE >	Single precision	In co	onductive status	46.0	37.5	35.5		
LDE >	Single precision	In non-conductive status		46.0	38.5	35.0		
		Whe	n not executed	1.5	1.2	1.0		
ANDE >	Single precision	When	In conductive status	38.5	32.0	29.0		
		executed	In non-conductive status	42.0	35.0	32.5		
		Whe	n not executed	1.5	1.2	1.0		
ORE >	Single precision	When	In conductive status	45.0	37.5	34.5		
		executed	In non-conductive status	37.0	31.0	29.0		
LDE < =	Single precision	In conductive status		45.5	37.5	35.0		
LDE \ -	Single precision	In non-	conductive status	46.5	38.5	35.5		
		Whe	n not executed	1.5	1.2	1.0		
ANDE < =	Single precision	When	In conductive status	38.5	31.5	29.0		
		executed	In non-conductive status	42.5	35.5	32.5		

Instruction		Condition (D	ovico)	Processing Time (μs)			
mstruction		Condition (D	evice	Q00JCPU	Q00CPU	Q01CPU	
		Whe	n not executed	1.5	1.2	1.0	
ORE < =	Single precision	When	In conductive status	45.0	37.5	34.5	
		executed	In non-conductive status	37.5	31.5	28.5	
LDE <	Single precision	In co	onductive status	45.5	37.5	35.0	
	Сg.с р. сс.с.с		conductive status	46.5	38.5	35.5	
			n not executed	1.5	1.2	1.0	
ANDE <	Single precision	When In conductive status		38.0	31.5	29.0	
		executed	In non-conductive status	42.5	35.5	32.5	
ODE 1	0:		en not executed	1.5	1.2	1.0	
ORE <	Single precision	When	In conductive status	45.0	37.5	34.5	
		executed	In non-conductive status	37.5 45.5	31.5	29.0 35.5	
LDE > =	Single precision	In conductive status In non-conductive status		46.5	38.0 38.0	35.0	
			When not executed		1.2	1.0	
ANDE > =	Single precision	When	In conductive status	1.5 38.5	32.0	29.0	
ANDE > -	Single precision	executed	In non-conductive status	42.5	35.5	32.5	
			en not executed	1.5	1.2	1.0	
ORE > =	Single precision	When	In conductive status	45.0	38.5	34.5	
	and the processing	executed	In non-conductive status	37.5	31.0	28.5	
E+ (S) (D)		(S) = 0, (D) = 0		29.5	25.0	23.0	
E+P®®	Single precision	\bigcirc = 0, \bigcirc = 0	- 2127	65.5	60.5	49.5	
E+ \$1 \$2 D		(3) = 0, (3) = 0		31.0	27.0	24.0	
E+P \$1 \$2 D	Single precision	\$1 = 0, \$2 = 0 $\$1 = 2^{127}, \$2 = 0$	0127	66.5	56.0	51.0	
			= 2121				
E-\$0 	Single precision	\bigcirc = 0, \bigcirc = 0 \bigcirc =	0127	29.5	25.0	23.0	
E-P § ®			= 2121	48.5	41.0	37.5	
E-\$1\$2D	Single precision	\$1 = 0, \$2 = 0 $\$1 = 2^{127}, \$2 = 0$	0127	31.0	27.0	24.0 38.5	
E-P (S) (S) (D)			= 2121	50.5	42.5		
E* \$1 \$2 D	Single precision	<u>\$1</u> = 0, <u>\$2</u> = 0		30.0	25.5	23.0	
E*P \$1 \$2 D		§1) = 2 ¹²⁷ , §2) =	= 2 ¹²⁷	65.5	55.0	49.5	
E/ (§1) (§2) (D)	Single precision	§1) = 0, §2) = 1		30.0	26.0	23.0	
E/P \$1 \$2 D	Single precision	§1) = 2 ¹²⁷ , §2) =	= - 2 ¹²⁶	69.5	57.5	53.0	
INT	Cinala anasisian	S = 0		21.5	18.5	16.0	
INTP	Single precision	S = 32766.5		38.0	32.0	29.5	
DINT	Cinala anasisian	S = 0		23.0	19.5	17.5	
DINTP	Single precision	S = 12345678	390.3	42.0	35.5	32.0	
FLT		<u>S</u> = 0		22.5	19.5	17.0	
FLTP	Single precision	S = 7FFF _H		26.5	23.0	20.0	
DFLT		S = 0		23.0	20.0	17.5	
DFLTP	Single precision	S = 7FFFFF	F _H	26.0	23.5	19.5	
ENEG	(S) = 0	1	••	20.5	17.0	15.5	
ENEGP	S = E - 1.0			31.5	26.0	24.0	
EMOV							
EMOVP				1.5	1.2	1.0	
ESTR				604.0	606.0	924.0	
ESTRP				604.0	686.0	831.0	
EVAL			-digit specification	138.0	148.0	196.0	
EVALP	Expone	nt format all 6-c	igit specification	164.0	177.0	214.0	

Instruction	Cone	lition (Daviso)	P	Processing Time (μs)			
instruction	Conc	dition (Device)	Q00JCPU	Q00CPU	Q01CPU		
SIN SINP	Sin	gle precision	204.0	173.0	157.0		
COS COSP	Sin	gle precision	187.0	158.0	144.0		
TAN TANP	Sin	gle precision	224.0	190.0	173.0		
RAD RADP	Sin	gle precision	51.0	43.0	39.0		
DEG DEGP	Sin	gle precision	51.0	43.0	39.0		
SQR SQRP	Sin	gle precision	60.0	51.0	46.5		
EXP	Single precision	S = - 10	306.0	259.0	235.0		
EXPP	Cingle predictor	<u> </u>	306.0	259.0	235.0		
LOG	Single precision	<u>(S)</u> = 1	73.0	61.5	56.0		
LOGP	Cirigie predicion	S = 10	301.0	255.0	232.0		
RND RNDP	-		12.5	11.0	10.0		
SRND SRNDP		_	13.5	12.0	11.0		

Instruction	Condition/N	umber of Points Processed	Processing Time (µs)			
Name	Condition/iv	uniber of Folits Flocessed	Q00JCPU	Q00CPU	Q01CPU	
40	With auto refresh of CPU shared memory	Refresh range: 2k words (0.5k words assigned equally to all CPUs)	_	920	880	
COM *2	Without auto refresh of CPU shared memory	_	_	150	135	
	Read from CPU shared	n3 = 1		100	90	
FROM	memory of host CPU	n3 = 320		440	420	
FROW	Read from CPU shared	n3 = 1		110	105	
	memory of another CPU	n3 = 320		305	290	
то	Write to CPU shared	n3 = 1		100	95	
	memory of host CPU	n3 = 320		440	425	
S.TO	Write to CPU shared	n4 = 1		205	195	
3.10	memory of host CPU	n4 = 320	_	545	525	

^{*2:} If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.

For a system having only the main base unit

(Instruction processing time increase) = $4 \times 0.54 \times$ (number of points processed) \times (number of other CPUs) (μ s)

For a system including extension base units

(Instruction processing time increase) = $4 \times 1.30 \times$ (number of points processed) × (number of other CPUs) (µs)

(6) Table of the time to be added when file register, module access device or link direct device is used

Instruction Name	Data	Device Specification	Pr	ocessing Time (µs)
instruction Name	Dala	Location	Q00JCPU	Q00CPU	Q01CPU
	Bit	Source		34	32
	DIL	Destination	_	23	22
File register (ZR)	Word	Source		13	12
Tile register (ZIX)	vvoru	Destination	_	9	8
	Double	Source		14	13
	word	Destination		10	9
	Bit	Source	99	82	77
		Destination	167	137	129
Module access device	Word	Source	74	61	58
(Un\G□ , U3En\G0 to G511)		Destination	72	60	56
	Double	Source	76	63	59
	word	Destination	92	75	71
	Bit	Source	178	147	137
	DIL	Destination	303	248	233
Link direct device (In) []	Word	Source	154	126	118
Link direct device (Jn\□)	vvoiu	Destination	153	125	117
	Double	Source	155	127	119
	word	Destination	163	133	125

Appendix 1.3 Operation Processing Time of High Performance Model QCPU/Process CPU/Redundant CPU

The processing time for the individual instructions are shown in the table on the following pages.

Operation processing time can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing times rather than as being strictly accurate.

P	oir	nt.	P
Г	oir	IU	/

When using a file resister (ZR), module access device (Un\G \square , U3En\G0 to G4095), and link direct device (Jn\ \square), add the processing time shown in Page 744, Appendix 1.3(5) to that of the instruction.

(1) Sequence instructions

Instruction		One ditters (Dester)			Processing Time (μs)				
Instruction		CC	ondition (Device)		Qn	QnH	QnPH	QnPRH	
LD									
LDI									
AND			_		0.079	0.034	0.034	0.034	
ANI					0.079	0.034	0.054	0.034	
OR									
ORI									
LDP									
LDF									
ANDP			_		0.158	0.068	0.068	0.068	
ANDF					0.130	0.000	0.000	0.000	
ORP									
ORF									
ANB									
ORB									
MPS			_		0.079	0.034	0.034	0.034	
MRD									
MPP									
INV		W	hen not executed		0.079	0.034	0.034	0.034	
IIV		1	When executed		0.079	0.034	0.034	0.034	
MEP		W	hen not executed		0.173	0.073	0.073	0.073	
MEF		\	When executed		0.173	0.073	0.073	0.073	
	\A/I	When not executed							
EGP	vvnei				0.158				
EGF						0.068	0.068	0.068	
	Wh	en executed	(ON→OFF)						
		(ON→OFF) (OFF→OFF)							
	Whe	n not chang	ed `		0.158	0.068	0.068	0.068	
			(ON→ON)						
	Wh	nen changed	(OFF→ON)		0.158	0.068	0.068	0.068	
			(ON→OFF)						
			When OFF		2.8	1.2	1.2	1.2	
	F	When	When displayed		162	69.7	69.7	69.7	
		ON	Display completed		126	54	54	54	
OUT			When not executed		0.63	0.27	0.27	0.27	
	Т	When	After time up		0.63	0.27	0.27	0.27	
	'	executed	When added	K	0.63	0.27	0.27	0.27	
		CAGGGGG	Wileli added	D	0.63	0.27	0.27	0.27	
			When not executed		0.63	0.27	0.27	0.27	
		\A/I ₀ = :-	After time up		0.63	0.27	0.27	0.27	
	С	When	When added		0.63	0.27	0.27	0.27	
		executed			0.63	0.27	0.27	0.27	

Instruction		C	andition (Davise)		Processing Time (μs)				
instruction		C	ondition (Device)	Qn	QnH	QnPH	QnPRH		
			When not executed		0.27	0.27	0.27		
OUTH	Т	When	After time up	0.63	0.27	0.27	0.27		
00111	'	executed	When added K	0.63	0.27	0.27	0.27		
		executed	D D	0.63	0.27	0.27	0.27		
		W	hen not executed	0.158	0.068	0.068	0.068		
	\ \ \ / ln =		When not changed (ON→ON)	0.158	0.068	0.068	0.068		
SET	vvner	n executed	When changed (OFF→ON)	0.158	0.068	0.068	0.068		
SEI			When not executed	0.47	0.20	0.20	0.20		
	F	When	When displayed	161	69	69	69		
		executed	Display completed	0.47	0.20	0.20	0.20		
		W	hen not executed	0.158	0.068	0.068	0.068		
	Wher	n executed	When not changed (OFF→OFF)	0.158	0.068	0.068	0.068		
			When changed (ON→OFF)	0.158	0.068	0.068	0.068		
	<u> </u>	When not executed		0.158	0.068	0.068	0.068		
	SM		When executed	0.158	0.068	0.068	0.068		
			When not executed	0.47	0.20	0.20	0.20		
RST	F	When	When displayed	90	38	38	38		
		executed	Display completed	0.47	0.20	0.20	0.20		
			When not executed	0.63	0.27	0.27	0.27		
	T, C		When executed	0.63	0.27	0.27	0.27		
			When not executed	0.24	0.10	0.10	0.10		
	D		When executed	0.24	0.10	0.10	0.10		
			When not executed	0.47	0.20	0.20	0.20		
	Z		When executed	4.3	1.9	1.9	1.9		
			When not executed	0.40	0.17	0.17	0.17		
	R	When executed		0.40	0.17	0.17	0.17		
PLS PLF			_	1.0	0.44	0.44	0.44		
			When not executed	0.47	0.20	0.20	0.20		
FF	Υ		When executed	0.47	0.20	0.20	0.20		
DELTA	D)/(0		When not executed	0.47	0.20	0.20	0.20		
DELTAP	DY0		When executed	5.9	2.6	2.6	2.6		
SFT		W	hen not executed	0.47	0.20	0.20	0.20		
SFTP			When executed	1.66	0.71	0.71	0.71		
MC			_	0.24	0.10	0.10	0.10		
MCR			_	0.079	0.034	0.034	0.034		
		Erro	or check performed	380	150	150	500		
FEND END	(• Bat	ror check p tery check) se blown ch module ver	eck)	380	150	150	500		
NOP			_	0.079	0.034	0.034	0.034		
NOPLF PAGE			_	0.079	0.034	0.034	0.034		
					1	1	L		

(2) Basic instructions

The processing time when the instruction is not executed is calculated as follows: Q02CPU0.079 \times (No. of steps for each instruction + 1) μ s Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU, Q02PHCPU, Q06PHCPU, Q12PHCPU, Q12PHCPU

Q25PRHCPU -------0.034 \times (No. of steps for each instruction + 1) μs

Instruction	Conditio	Processing Time (μs)				
Instruction	Conditio	n (Device)	Qn	QnH	QnPH	QnPRH
LD =	In conduc	0.24	0.10	0.10	0.10	
LD =	In non-cond	0.24	0.10	0.10	0.10	
	When no	t executed	0.24	0.10	0.10	0.10
AND =	Mhan avacutad	In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	0.10	0.10
	When no	t executed	0.24	0.10	0.10	0.10
OR =	Mhan avacutad	In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	QnH QnPH 0.10 0.10 0.10 <td>0.10</td>	0.10
ID 45	In conduc	ctive status	0.24	0.10	0.10	0.10
LD < >	In non-cond	ductive status	0.24	0.10	0.10	0.10
	When no	t executed	0.24	0.10	0.10	0.10
AND <>	140	In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	0.10	0.10
	When no	t executed	0.24	0.10	0.10	0.10
OR <>	\A/lb a.m. access and ad	In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	0.10	0.10
. 5	In conduc	ctive status	0.24	0.10	0.10	0.10
LD >	In non-cond	ductive status	0.24	0.10	0.10	0.10
	When no	t executed	0.24	0.10	0.10	0.10
AND >	VA/In a recoverable of	In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	0.10	0.10
	When no	t executed	0.24	0.10	0.10	0.10
OR >		In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	0.10	0.10
15.	In conduc	ctive status	0.24	0.10	0.10	0.10
LD < =	In non-cond	In non-conductive status		0.10	0.10	0.10
	When no	0.24	0.10	0.10	0.10	
AND < =		In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	0.10	0.10
	When no	t executed	0.24	0.10	0.10	0.10
OR < =		In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	0.10	0.10
	In conduc	ctive status	0.24	0.10	0.10	0.10
LD <	In non-cond	ductive status	0.24	0.10	0.10	0.10
		t executed	0.24	0.10	0.10	0.10
AND <		In conductive status	0.24	0.10	0.10	0.10
	When executed	In non-conductive status	0.24	0.10	0.10	0.10
	When no	t executed	0.24	0.10	0.10	0.10
OR <		In conductive status	0.24			0.10
	When executed	In non-conductive status	0.24			0.10
	In conduc	ctive status	0.24			0.10
LD > =		fuctive status	0.24			0.10
		t executed	0.24			0.10
AND > =		In conductive status	0.24			0.10
_	When executed	In non-conductive status	0.24			0.10
	When no	t executed	0.24			0.10
OR > =	VVIIGITIO	In conductive status	0.24	0.10	0.10	0.10
····	When executed	In non-conductive status	0.24	0.10	0.10	0.10
		in non-conductive status	0.24	0.10	0.10	0.10

Instruction	Condition	n (Device)	Processing Time (μs)				
mstruction	Condition	ii (Device)	Qn	QnH	QnPH	QnPRH	
LDD =	In conduc	0.55	0.24	0.24	0.24		
_00 =	In non-cond	uctive status	0.39	0.17	0.17	0.17	
	When no	t executed	0.39	0.17	0.17	0.17	
ANDD =	When executed	In conductive status	0.55	0.24	0.24	0.24	
	When executed	In non-conductive status	0.39	0.17	0.17	0.17	
	When no	t executed	0.39	0.17	0.17	0.17	
ORD =	When executed	In conductive status	0.55	0.24	0.24	0.24	
	When executed	In non-conductive status	0.55	QnH QnPH 0.24 0.24 0.17 0.17 0.17 0.17 0.24 0.24 0.17 0.17 0.17 0.17 0.17 0.17	0.24		
_DD < >	In conduc	ctive status	0.55	0.24	0.24	0.24	
	In non-cond	uctive status	0.55	QnH QnPH 0.24 0.24 0.17 0.17 0.17 0.17 0.17 0.17 0.17 0.17 0.17 0.17 0.17 0.17 0.24 0.24 0.24 0.24 0.24 0.24 0.17 0.17 0.24 0.24 0.17 0.17 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.24 0.17 <td>0.24</td> <td>0.24</td>	0.24	0.24	
	When no	t executed	0.39	0.17	0.17	0.17	
ANDD < >	When executed	In conductive status	0.55	0.24	0.24	0.24	
	When executed	In non-conductive status	0.55	0.24	0.24	0.24	
	When no	t executed	0.39	0.17	0.17	0.17	
ORD < >	When executed	In conductive status	0.55	0.24	0.24	0.24	
	When executed	In non-conductive status	0.55	0.24	0.24	0.24	
_DD >	In conduc	ctive status	0.55	0.24	0.24	0.24	
-00 >	In non-cond	uctive status	0.55	0.24	0.24	0.24	
	When no	t executed	0.39	0.17	0.17	0.17	
ANDD >	When executed	In conductive status	0.55	0.24	0.24	0.24	
	vviien executed	In non-conductive status	0.55	0.24	0.24	0.24	
	When no	t executed	0.39	0.17	0.17	0.17	
ORD >	When executed	In conductive status	0.55	0.24	0.24	0.24	
	When executed	In non-conductive status	0.55	0.24	0.24	0.24	
_DD < =	In conduc	ctive status	0.55	0.24	0.24	0.24	
-	In non-cond	uctive status	0.55	0.24	0.24	0.24	
	When no	0.39	0.17	0.17	0.17		
ANDD < =	When executed	In conductive status	0.55	0.24	0.24	0.24	
	Which excedied	In non-conductive status	0.55	0.24	0.24	0.24	
	When no	t executed	0.39	0.17	0.17	0.17	
ORD < =	When executed	In conductive status	0.55	0.24	0.24	0.24	
	vviicii excoated	In non-conductive status	0.55	0.24	0.24	0.24	
_DD <	In conduc	tive status	0.55			0.24	
	In non-cond	uctive status	0.55	0.24	0.24	0.24	
	When no	t executed	0.39	0.17	0.17	0.17	
ANDD <	When executed	In conductive status	0.55	0.24	0.24	0.24	
	Timon onedated	In non-conductive status	0.55	0.24		0.24	
	When no	t executed	0.39			0.17	
ORD <	When executed	In conductive status	0.55	0.24	0.24	0.24	
	3,,000,100	In non-conductive status	0.55			0.24	
_DD > =		ctive status	0.55			0.24	
	In non-conductive status		0.55			0.24	
	When no	t executed	0.39	0.17	0.17	0.17	
ANDD > =	When executed	In conductive status	0.55	0.24	0.24	0.24	
	Tillon Sacoulou	In non-conductive status	0.55	0.24	0.24	0.24	
	When no	t executed	0.39	0.17	0.17	0.17	
ORD > =	When executed	In conductive status	0.55	0.24	0.24	0.24	
	VVIICII CACCUICU	In non-conductive status	0.55	0.24	0.24	0.24	

Instruction	Condition (Device)			Processing Time (μs)				
ilisti uction		Conditio	ii (Device)	Qn	QnH	QnPH	QnPRH	
		ln (conductive status	93	40	6.4	6.4	
	Single	111 (conductive status	14.9	6.4	0.4	0.4	
	precision			92	40	0.4	0.4	
*1		In non-conductive status		14.9	6.4	6.4	6.4	
LDE = *1		1		93	40			
	Double	in c	conductive status	14.9	6.4	1 —		
	precision			92	40			
		in nor	n-conductive status	14.9	6.4	<u> </u>		
		Wh	nen not executed	0.55	0.24	0.24	0.24	
	0: 1	When	la a sa desette a state a	93	40	0.4	0.4	
	Single		In conductive status	14.9	6.4	6.4	6.4	
	precision	executed		92	40			
*4			In non-conductive status	14.9	6.4	6.4	6.4	
ANDE = *1		Wr	nen not executed	_		_	_	
			In conductive status	93	40			
	Double	When	In conductive status	14.9	6.4	_		
	precision	executed		92	40			
			In non-conductive status	14.9	6.4	-		
		Wh	nen not executed	0.55	0.24	0.24	0.24	
				93	40			
	Single	When	In conductive status	14.9	6.4	6.4	6.4	
	precision	executed		92	40			
			In non-conductive status	14.9	6.4	6.4	6.4	
ORE = *1		Wh	len not executed	0.55	0.24	_		
		When executed	In conductive status	93	40	_		
	Double precision			14.9	6.4			
			In non-conductive status -	92	40			
				14.9	6.4			
				92	40			
	Single	In conductive status		14.9	6.4	6.4	6.4	
	precision	In non-conductive status		92	40	 		
	P. C. C. C. C.			14.9	6.4	6.4	6.4	
LDE<> *1				92	40			
	Double	In o	conductive status	14.9	6.4	 		
	precision			92	40			
		In nor	n-conductive status	14.9	6.4	 		
		Wh	nen not executed	0.55	0.24	0.24	0.24	
				92	40			
	Single	When	In conductive status	14.9	6.4	6.4	6.4	
	precision	executed		93	40			
			In non-conductive status	14.9	6.4	6.4	6.4	
ANDE<> *1		Wh	len not executed	0.55	0.24	_		
				92	40	1	1	
	Double	When	In conductive status	14.9	6.4	 	_	
	precision	executed	d In non-conductive status —	92	40			
		- CACCUICO		14.9	6.4	 	_	
*1: The On/	<u> </u>	<u> </u>	sing time depending on th			1	1	

^{*1:} The Qn/QnH changes in processing time depending on the serial No. of the CPU module.

Top : The first 5 digits of the serial No. are "05031" or lower

Bottom: The first 5 digits of the serial No. are "05032" or higher

Instruction	Condition (Device)			Processing Time (μs)				
mstruction		Conditio	ii (Device)	Qn	QnH	QnPH	QnPRH	
		Wh	en not executed	0.55	0.24	0.24	0.24	
	Cimala		In conductive status	93	40	6.4	6.4	
	Single	When	in conductive status	14.9	6.4	6.4	6.4	
	precision	executed	la mana a analyzativa atatya	92	40	6.4	0.4	
ODE :: *1			In non-conductive status	14.9	6.4	6.4	6.4	
ORE<> *1		Wh	nen not executed	0.55	0.24		_	
			la a a disable a date.	93	40			
	Double	When	In conductive status	14.9	6.4	1 —	_	
	precision	executed	In non-conductive status —	92	40			
				14.9	6.4	1 —		
		Wh	nen not executed	92	40			
	Single			14.9	6.4	6.4	6.4	
	precision	In o	conductive status	92	40			
**				14.9	6.4	6.4	6.4	
LDE> *1				92	40			
	Double		-	14.9	6.4	 	_	
	precision	In non-conductive status		92	40			
	p		-	14.9	6.4	-		
		Wh	When not executed		0.24	0.24	0.24	
		· · · · ·	len not executed	0.55 92	40	0.24	0.24	
	Single	When	In conductive status	14.9	6.4	6.4	6.4	
	precision	executed		93	40			
		executed	In non-conductive status	14.9	6.4	6.4	6.4	
ANDE> *1		\A/h	nen not executed	0.55	0.24			
		When executed	Territor executed	92				
	Double		In conductive status In non-conductive status		40		_	
	precision			14.9	6.4		_	
				92	40		_	
				14.9	6.4		0.04	
		vvr	en not executed	0.55	0.24	0.24	0.24	
	Single		In conductive status	93	40	6.4	6.4	
	precision	When		14.9	6.4			
		executed	In non-conductive status	92	40	6.4	6.4	
ORE> *1				14.9	6.4			
		Wh	en not executed	0.55	0.24	_	_	
	Double		In conductive status	93	40	-	_	
	precision	When		14.9	6.4			
		executed	In non-conductive status	92	40	1 _	_	
				14.9	6.4			
		In o	conductive status	93	40	6.4	6.4	
	Single	(14.9	6.4		2	
	precision	In no	n-conductive status	92	40	6.4	6.4	
LDF<= *1				14.9	6.4	0.4	0.4	
LDE<= *1		In annalyseller - 4-4		93	40		T _	
		In c	In conductive status				_	
	Double	In o	conductive status	14.9	6.4			
	Double precision		n-conductive status	14.9 92	6.4			

^{*1:} The Qn/QnH changes in processing time depending on the serial No. of the CPU module.

Bottom: The first 5 digits of the serial No. are "05032" or higher

Instruction		Condition (Device)			Processing Time (μs)			
instruction		Conditio	ii (Device)	Qn	QnH	QnPH	QnPRH	
		Wh	nen not executed	0.55	0.24	0.24	0.24	
	Single		In conductive status	92	40	6.4	6.4	
	precision	When	in conductive status	14.9	6.4	0.4	0.4	
	precision	executed	In non-conductive status	92	40	6.4	6.4	
ANDE *1			III Hori-coriductive status	14.9	6.4	0.4	0.4	
ANDE<= *1		Wh	nen not executed	0.55	0.24	_		
	Double		In conductive status	92	40			
	precision	When	In conductive status	14.9	6.4	1 –		
	precision	executed	In non conductive status	92	40			
			In non-conductive status	14.9	6.4	1 –		
		Wh	nen not executed	0.55	0.24	0.24	0.24	
	Oin all		la a sa sharkina at tara	92	40	0.4	0.4	
	Single	When	In conductive status	14.9	6.4	6.4	6.4	
	precision	executed	la a a a a a a a la a fina a fa fa a	92	40	0.4	0.4	
*1			In non-conductive status	14.9	6.4	6.4	6.4	
ORE<= *1		Wh	nen not executed	0.55	0.24	_		
				92	40			
	Double	When	In conductive status	14.9	6.4	-		
	precision	executed		92	40			
			In non-conductive status —	14.9	6.4			
				92	40	0.4	6.4	
	Single	ln d	conductive status	14.9	6.4	6.4	6.4	
	precision	_		92	40			
		In non-conductive status		14.9	6.4	6.4	6.4	
LDE< *1		In conductive status		92	40			
	Double	ln d	conductive status	14.9	6.4	-		
	precision	In non-conductive status		92	40			
				14.9	6.4			
		Wh	nen not executed	0.55	0.24	0.24	0.24	
				92	40			
	Single	When	In conductive status	14.9	6.4	6.4	6.4	
	precision	executed		92	40			
			In non-conductive status	14.9	6.4	6.4	6.4	
ANDE< *1		Wh	nen not executed	0.55	0.24			
				92	40			
	Double	When	In conductive status	14.9	6.4	-		
	precision	executed		92	40			
		- Cricoutou	In non-conductive status	14.9	6.4	-		
		Wh	nen not executed	0.55	0.24	0.24	0.24	
				93	40			
	Single	When	In conductive status	14.9	6.4	6.4	6.4	
	precision	executed		92	40			
		SACOULOU	In non-conductive status	14.9	6.4	6.4	6.4	
ORE< *1		\/\/	nen not executed	0.55	0.4	_		
		***	lon not excouted	93	40	_		
	Double	When executed	In conductive status	14.9	6.4			
	precision			92	40		 	
		CACCUICU	In non-conductive status	14.9	6.4	4 — I		
				14.9	0.4			

^{*1:} The Qn/QnH changes in processing time depending on the serial No. of the CPU module.

Top $\,\,$: The first 5 digits of the serial No. are "05031" or lower Bottom: The first 5 digits of the serial No. are "05032" or higher

Instruction	Condition (Device)				Processin	g Time (µs)	Γime (μs)			
Instruction		Conditio	ii (Device)	Qn	QnH	QnPH	QnPRH			
		ln c	enductive status	93	40	6.4	6.4			
	Single	111 0	conductive status	14.9	6.4	0.4	0.4			
	precision	In nor	a conductive status	92	40	6.4	6.4			
LDE>= *1		1111101	n-conductive status	14.9	6.4	0.4	0.4			
LDE>=		In c	conductive status	93	40					
	Double	1110	conductive status	14.9	6.4	1				
	precision	In nor	n-conductive status	92	40					
		1111101	i-conductive status	14.9	6.4	1				
		Wh	en not executed	0.55	0.24	0.24	0.24			
	Cinglo		In conductive status	92	40	6.4	6.4			
	Single precision	When	in conductive status	14.9	6.4	0.4	0.4			
	precision	executed	In non-conductive status	92	40	6.4	6.4			
ANDE>= *1			III Hori-coriductive status	14.9	6.4	0.4	0.4			
ANDE>=		Wh	en not executed	0.55	0.24		_			
	Double		In conductive status	92	40					
	precision	When	in conductive status	14.9	6.4	1				
	precision	executed	In non-conductive status	92	40					
			III Hori-conductive status	14.9	6.4] _	_			
ops *1		Wh	en not executed	0.55	0.24	0.24	0.24			
	Single		In conductive status	92	40	6.4	6.4			
	Single precision	When	III conductive status	14.9	6.4	0.4	0.4			
	precision	executed	In non-conductive status	92	40	6.4	6.4			
			III Hori-coriductive status	14.9	6.4	0.4	0.4			
ORE>= *1		Wh	en not executed	0.55	0.24		_			
	Double		In conductive status	92	40					
	precision	When	III conductive status	14.9	6.4	1				
	precision	executed	In non-conductive status	40						
				14.9	6.4]				
LD\$ =		In conductive status		38	16	16	16			
∟∪ф −		In non-conductive status			15	15	15			
		When no	t executed	0.56	0.23	0.23	0.23			
AND\$ =	When e	xecuted	In conductive status	39	17	17	17			
	VVIIGIT C		In non-conductive status	32	14	14	14			
		When no	t executed	0.56	0.24	0.24	0.24			
OR\$ =	When	executed	In conductive status	40	17	17	17			
	VVIICIT		In non-conductive status	33	14	14	14			
LD\$ < >		In conduc	ctive status	32	14	14	14			
· · ·		In non-cond	luctive status	40	17	17	17			
		When no	t executed	0.56	0.23	0.23	0.23			
AND\$ < >	When e	xecuted	In conductive status	33	14	14	14			
	77110110		In non-conductive status	39	17	17	17			
		When no	t executed	0.56	0.24	0.24	0.24			
OR\$ < >	When e	xecuted	In conductive status	32	14	14	14			
	77110110		In non-conductive status	39	17	17	17			
LD\$ >		In conduc	ctive status	32	14	14	14			
v -		In non-cond	luctive status	40	17	17	17			

^{*1:} The Qn/QnH changes in processing time depending on the serial No. of the CPU module.

Bottom: The first 5 digits of the serial No. are "05032" or higher

I	0	tion (Davis)	Processing Time (μs)			
Instruction	Condi	tion (Device)	Qn	QnH	QnPH	QnPRH
	When	not executed	0.56 0.23 0.23			0.23
AND\$ >	When executed	In conductive status	33	14	14	14
	When executed	In non-conductive status	39	17	17	17
	When	not executed	0.56	0.24	0.24	0.24
OR\$ >	When executed	In conductive status	32	14	14	14
		In non-conductive status	39	17	17	17
LD\$ < =		ductive status	40	17	17	17
		onductive status	32	14	14	14
ANDO	When	not executed	0.56	0.23	0.23	0.23
AND\$ < =	When executed	In conductive status	39	17	17	17
	Whon	In non-conductive status	32 0.56	14 0.24	14 0.24	14 0.24
OR\$ < =	vvnen	not executed	40	17	17	17
OK\$ < =	When executed	In conductive status	33	14	14	14
	In cond	In non-conductive status	32	14	14	14
LD\$ <		onductive status	40	17	17	17
		not executed	0.56	0.23	0.23	0.23
AND\$ <	vviieli	In conductive status	32	14	14	14
/((1))	When executed	In non-conductive status	39	16	16	16
	When	not executed	0.56	0.24	0.24	0.24
OR\$ <	VVIICII	In conductive status	32	14	14	14
	When executed	In non-conductive status	39	16	16	16
	In cond	ductive status	40	17	17	17
LD\$ > =		onductive status	32	14	14	14
		not executed		0.56 0.23 0.23		0.23
AND\$ > =		In conductive status	39	16	16	16
	When executed	In non-conductive status	32	14	14	14
	When	not executed	0.56	0.24	0.24	0.24
OR\$ > =		In conductive status	39	17	17	17
	When executed	In non-conductive status	32	14	14	14
BKCMP = \$1 \$2 D n		n = 1	48	21	21	21
BKCMP = P (\$1) (\$2) (D) n		n = 96	142	61	61	61
		n = 1	48	21	21	21
BKCMP <> \$1 \$2 D n						
BKCMP <>P (51) (52) (D) n		n = 96	150	65	65	65
BKCMP > \$1 \$2 D n		n = 1	48	21	21	21
BKCMP >P \$1 \$2 D n		n = 96	142	61	61	61
BKCMP >= \$1 \$2 D n		n = 1	48	21	21	21
BKCMP >=P \$1 \$2 D n		n = 96	150	65	65	65
BKCMP < \$1 \$2 D n		n = 1	48	21	21	21
BKCMP <p \$1="" \$2="" d="" n<="" td=""><td></td><td>n = 96</td><td>158</td><td>68</td><td>68</td><td>68</td></p>		n = 96	158	68	68	68
BKCMP <= \$1 \$2 D n		n = 1	48	21	21	21
BKCMP <=P \$1 \$2 D n		n = 96	150	65	65	65
+ S D						1
	Whe	n executed	0.39	0.17	0.17	0.17
+P (S) (D)						
+ §1 §2 D	Whe	n executed	0.47	0.20	0.20	0.20
+P §1 §2 D	When executed					
- (S) (D)	\AB	n evenuted	0.20	0.17	0.47	0.17
- P (S (D)	vvhe	n executed	0.39	0.17	0.17	0.17
- (S1) (S2) (D)						
- P 🕄 🕲 D	Whe	n executed	0.47	0.20	0.20	0.20
				1		

Instruction	Condition (Device)		Processin	g Time (µs)	
mstruction	Condition (Device)	Qn	QnH	QnPH	QnPRH
D+ (S) (D)	When executed	0.71	0.31	0.31	0.31
D+P S D					
D+ §1 §2 D	When executed	0.79	0.34	0.34	0.34
D+P \$1 \$2 D	Timen exceeded	0.70	0.01	0.01	0.01
D - (S) (D)	When executed	0.71	0.30	0.30	0.30
D - P (S) (D)	Timen exceeded	0.7.1	0.00	0.00	0.00
D - (\$1) (\$2) (D)	When executed	0.79	0.34	0.34	0.34
D - P S1 S2 D	TWIGH OXCCULOU	0.70	0.01	0.01	0.01
* §1 §2 D	When executed	0.47	0.20	0.20	0.20
* P §1 §2 D	When excedicu	0.47	0.20	0.20	0.20
/ §1 §2 D	_	2.7	1.2	1.2	1.2
/P §1 §2 D		2.7	1.2	1.2	1.2
D * §1 §2 D	_	7.9	3.4	3.4	3.4
D*P\$1\$20		7.0	0.4	0.4	0.4
D/ §1 §2 D	_	14	6.1	6.1	6.1
D/P 🗐 🕸 D		17	0.1	0.1	0.1
B+ (S) (D)	_	2.2	1.0	1.0	1.0
B+P S D		2.2	1.0	1.0	1.0
B+ \$1 \$2 D	_	5.0	2.2	2.2	2.2
B+P \$1 \$2 D		3.0	2.2	2.2	2.2
B - (S) (D)	_	2.0	0.9	0.9	0.9
B - P (S) (D)		2.0	0.0	0.0	0.0
B - \$1 \$2 D	_	4.9	2.1	2.1	2.1
B - P 🕄 🕄 D		4.0	2.1	2.1	2.1
DB+ S D	_	12	5.0	5.0	5.0
DB+P S D		12	0.0	0.0	0.0
DB+ \$1 \$2 D	_	12	5.3	5.3	5.3
DB+P \$1 \$2 D		12	0.0	0.0	0.0
DB - S D	_	11	4.8	4.8	4.8
DB - P S D			1.0	1.0	
DB - §1 §2 D	_	12	5.2	5.2	5.2
DB - P 🗐 🕸 D			0.2	0.2	0.2
B * §1 §2 D	_	3.7	1.6	1.6	1.6
B * P 🕄 🕄 🛈		5. .		0	
B/ §1 §2 D		3.8	1.6	1.6	1.6
B/P §1 §2 D		0.0	1.0	1.0	1.0
DB * \$1 \$2 D		24	10	10	10
DB * P \$1 \$2 D		27	10	10	10
DB/ §1 §2 D		27	12	12	12
DB/P (§1) (§2) (D)			12	12	12

Inatorial	Co	ndition (Device)		Processing	g Time (µs)	
Instruction	Co	naition (Device)	Qn	QnH	QnPH	QnPRH
	Single	⑤ = 0, ① = 0	1.8	0.78	0.78	0.78
E+ S D	precision	(S) = 2 ¹²⁷ , (D) = 2 ¹²⁷	1.8	0.78	0.78	0.78
E+P®D	Double	(S) = 0, (D) = 0	203	87	_	_
	precision	\bigcirc S = 2^{127} , \bigcirc D = 2^{127}	203	87	_	_
	Single	§1 = 0, §2 = 0	2.4	1.1	1.1	1.1
E+ \$1 \$2 D	precision	$(51) = 2^{127}, (52) = 2^{127}$	2.4	1.1	1.1	1.1
E+P \$1 \$2 D	Double	§1 = 0, §2 = 0	209	90	_	_
	precision	§1) = 2 ¹²⁷ , §2) = 2 ¹²⁷	209	90	_	_
	Single	S = 0, D = 0	1.8	0.78	0.78	0.78
E - S D	precision	(S) = 2 ¹²⁷ , (D) = 2 ¹²⁷	1.8	0.78	0.78	0.78
E-PSD	Double	S = 0, D = 0	202	87	_	_
	precision	\bigcirc S = 2 ¹²⁷ , \bigcirc D = 2 ¹²⁷	202	87	_	_
	Single	§1 = 0, §2 = 0	2.4	1.1	1.1	1.1
E - S1 S2 D	precision	§1) = 2 ¹²⁷ , §2) = 2 ¹²⁷	2.4	1.1	1.1	1.1
E-P \$1 \$2 D	Double	§1 = 0, §2 = 0	210	90	_	_
	precision	§1) = 2 ¹²⁷ , §2) = 2 ¹²⁷	210	90	_	_
	Single	§1 = 0, §2 = 0	2.4	1.1	1.1	1.1
E* \$1 \$2 D	precision	§1) = 2 ¹²⁶ , §2) = 2 ¹²⁷	2.4	1.1	1.1	1.1
E*P \$1 \$2 D	Double	§1 = 0, §2 = 0	222	96	_	_
	precision	§1) = 2 ¹²⁶ , §2) = 2 ¹²⁷	222	96	_	_
	Single	§1 = 0, §2 = 1	12	5.2	5.2	5.2
E/ §1 §2 D	precision	§1 = 2 ¹²⁷ , §2 = - 2 ¹²⁶	12	5.2	5.2	5.2
E/P §1 §2 D	Double	§1 = 0, §2 = 1	369	159	_	_
	precision	§1) = 2 ¹²⁷ , §2) = - 2 ¹²⁶	369	159	_	_
\$+ (S) (D)			68	20	20	20
\$+P (S) (D)		_	00	29	29	29
\$+ \$1 \$2 D			81	35	35	35
\$+P \$1 \$2 D		_	01	33	33	33
INC		_	0.32	0.14	0.14	0.14
INCP DINC						
DINCP		_	0.47	0.20	0.20	0.20
DEC		_	0.32	0.14	0.14	0.14
DECP			0.02	5	• • • • • • • • • • • • • • • • • • • •	• • • • • • • • • • • • • • • • • • • •
DDEC DDECP		_	0.47	0.20	0.20	0.20
BCD			1.1	0.48	0.48	0.48
BCDP		_	1.1	0.40	0.40	0.40
DBCD DBCDP		_	3.2	1.4	1.4	1.4
BIN						
BINP		<u> </u>	1.0	0.44	0.44	0.44
DBIN		_	1.9	0.82	0.82	0.82
DBINP						

Instruction	C	ondition (Device)						Processing Time (μs)		
manuchon		- Device)	Qn	QnH	QnPH	QnPRH				
	Single	S = 0	3.2	1.4	1.4	1.4				
NT	precision	S = 32766.5	3.2	1.4	1.4	1.4				
NTP	Double	S = 0	22	9.3	_					
	precision	S = 32766.5	22	9.3	_	_				
	Single	S = 0	2.5	1.1	1.1	1.1				
DINT	precision	S = 1234567890.3	2.5	1.1	1.1	1.1				
DINTP	Double	S = 0	24	10	_					
	precision	S = 1234567890.3	24	10	_					
	Single	S = 0	2.1	0.92	0.92	0.92				
ELT	precision	S = 7FFFH	2.1	0.92	0.92	0.92				
LTP	Double	S = 0	22	9.6	_					
	precision	S = 7FFFH	22	9.6	_					
	Single	S = 0	2.1	0.88	0.88	0.88				
OFLT	precision	S = 7FFFFFFH	2.1	0.88	0.88	0.88				
DFLTP	Double	S = 0	26	11	_	_				
	precision	S = 7FFFFFFH	26	11	_					
OBL	<u> </u>	<u> </u>		1						
DBLP		_	4.5	1.9	1.9	1.9				
WORD		_		2.0	2.0	2.0				
WORDP GRY										
GRYP		_	4.7	2.0	2.0	2.0				
OGRY		_	5.3	2.3	2.3	2.3				
DGRYP			0.0	2.0	2.0	2.0				
GBIN GBINP		_	18	7.7	7.7	7.7				
DGBIN			20	44	4.4	4.4				
OGBINP		<u> </u>	32	14	14	14				
NEG NEGP		_	3.6	1.6	1.6	1.6				
ONEG										
ONEGP		_	4.3	1.8	1.8	1.8				
ENEG		_	3.9	1.7	1.7	1.7				
ENEGP		1								
BKBCD S D n		n = 1	38	17	17	17				
BKBCDP S D n		n = 96	99	43	43	43				
BKBIN S D n		n = 1 n = 96	38 99	17 43	17	17				
BKBINP (S) (D) n					43	43				
MOV		S) = D0, (D) = D1	0.24	0.10	0.10	0.10				
MOVP	(S)	= D0,		_	_	_				
		_0, _ 0. () 1	140 ^{*1}	60 ^{*1}	60 ^{*1}	60 ^{*1}				
	(S = D0, D = D1	0.47	0.20	0.20	0.20				
OMOV					_	_				
DMOVP	(\$)	= D0,			_	_				
*1· The unner			147 ^{*1}	64 ^{*1}	64 ^{*1}	64 ^{*1}				

^{*1:} The upper row indicates the processing time when A38B/A1S38B and the extension base are used. The center row indicates the processing time when A38HB/A1S38HB is used.

The lower row indicates the processing time when Q312B is used.

Instruction	Condition (Device)		Processin	g Time (µs)	
Instruction	Condition (Device)	Qn	QnH	QnPH	QnPRH
EMOV	_	0.63	0.27	0.27	0.27
EMOVP		0.00	0.2.	0.=.	0.2.
\$MOV	<u> </u>	40	17	17	17
\$MOVP					
CML	_	0.40	0.17	0.17	0.17
CMLP					
DCML DCMLP	_	0.55	0.24	0.24	0.24
		47	7.4	7.4	7.4
BMOV S D n	n = 1	17	7.1	7.1	7.1
BMOVP S D n	n = 96	32	14	14	14
FMOV S D n	n = 1	6.7	2.9	2.9	2.9
FMOVP S D n	n = 96	14	6.1	6.1	6.1
XCH					
XCHP		4.0	0.54	0.54	0.54
DXCH	-	1.3	0.54	0.54	0.54
DXCHP					
BXCH (21) (22) n	n = 1	31	13	13	13
BXCHP 101 102 n	n = 96	84	36	36	36
SWAP		3.7	1.6	1.6	1.6
SWAPP	-	3.7	1.0	1.0	1.6
CJ	_	3.2	1.4	1.4	1.4
SCJ	_	3.2	1.4	1.4	1.4
JMP	_	3.2	1.4	1.4	1.4
GOEND	-	0.39	0.34	0.34	0.34
DI	_	0.95	0.41	0.41	0.41
El	<u> </u>	1.3	0.54	0.54	0.54
IMASK	<u> </u>	11	4.6	4.6	4.6
IRET	_	1.6	0.68	0.68	0.68
RFS	n = 1	6.7	4.7	4.7	4.7
RFSP	n = 96	19	13	13	13
UDCNT1	_	15	6.5	6.5	
UDCNT2	<u> </u>	16	6.8	6.8	
TTMR		10	4.4	4.4	
STMR	_	20	7.1	7.1	
ROTC		26	11	11	
RAMP	<u> </u>	18	7.7	7.7	
SPD	-	19	8.3	8.3	
PLSY	-	10	4.5	4.5	
PWM	_	9.1	3.9	3.9	
MTR	_	11	4.9	4.9	

(3) Application instructions

The processing time when the instruction is not executed is calculated as follows:

Q02CPU ----- 0.079 \times (No. of steps for each instruction + 1) μs

 $\verb"Q02HCPU", Q06HCPU", Q12HCPU", Q25HCPU", Q02PHCPU", Q06PHCPU", Q12PHCPU", Q25PHCPU", Q12PHCPU", Q12PHCPU",$

Q25PRHCPU ------ 0.034 \times (No. of steps for each instruction + 1) μs

Instruction	Condition (Device)		Processing Time (μs)			
matruction	Condition (Bevice)	Qn	QnH	QnPH	QnPRH	
WAND S D WANDP S D	When executed	0.39	0.17	0.17	0.17	
WAND (§) (§) (D) WANDP (§) (§) (D)	When executed	0.47	0.20	0.20	0.20	
DAND ® ® DANDP ® ®	When executed	0.71	0.31	0.31	0.31	
DAND (SI) (SI) (DI) DANDP (SI) (SI) (DI)	When executed	0.79	0.34	0.34	0.34	
BKAND \$1 \$2 D n	n = 1	36	16	16	16	
BKANDP (51) (52) (10) n	n = 96	74	32	32	32	
WOR S D WORP S D	When executed	0.40	0.17	0.17	0.17	
WOR (§) (§) (D) WORP (§) (§) (D)	When executed	0.47	0.20	0.20	0.20	
DOR S D DORP S D	When executed	0.71	0.31	0.31	0.31	
DOR (§) (§) (D) DORP (§) (§) (D)	When executed	0.79	0.34	0.34	0.34	
BKOR (5) (2) (D) n	n = 1	36	16	16	16	
BKORP (§1) (§2) (D) n	n = 96	74	32	32	32	
WXOR S D WXORP S D	When executed	0.39	0.17	0.17	0.17	
WXOR (§) (§) (D) WXORP (§) (§) (D)	When executed	0.47	0.20	0.20	0.20	
DXOR S D DXORP S D	When executed	0.71	0.31	0.31	0.31	
DXOR (§1) (§2) (D) DXORP (§1) (§2) (D)	When executed	0.79	0.34	0.34	0.34	
BKXOR \$1 \$2 D n	n = 1	36	16	16	16	
BKXORP \$1 \$2 D n	n = 96	74	32	32	32	
WXNR § D WXNRP § D	When executed	0.40	0.17	0.17	0.17	
WXNR (§) (§) (D) WXNRP (§) (§) (D)	When executed	0.47	0.20	0.20	0.20	
DNXR (S) (D) DNXRP (S) (D)	When executed	0.71	0.31	0.31	0.31	
DNXR (§) (§) (D) DNXRP (§) (§) (D)	When executed	0.79	0.34	0.34	0.34	
BKXNR 🕄 🕸 🛈 n	n = 1	36	16	16	16	
BKXNRP \$1 \$2 D n	n = 96	74	32	32	32	
ROR D n	n = 1	2.0	0.85	0.85	0.85	
RORP D n	n = 15	2.0	0.85	0.85	0.85	

lu atuu ati an	0-	ndition (Daviss)		Processin	g Time (µs)	
Instruction	C0	ndition (Device)	Qn	QnH	QnPH	QnPRH
RCR [®] n		n = 1	1.6	0.68	0.68	0.68
RCRP ① n		n = 15	1.6	0.68	0.68	0.68
ROL D n		n = 1	2.0	0.85	0.85	0.85
ROLP ① n		n = 15	2.0	0.85	0.85	0.85
RCL D n		n = 1	1.6	0.68	0.68	0.68
RCLP D n		n = 15	1.6	0.68	0.68	0.68
DROR D n		n = 1	3.9	1.7	1.7	1.7
DRORP ① n		n = 31	4.0	1.7	1.7	1.7
DRCR D n		n = 1	4.3	1.8	1.8	1.8
DRCRP ① n		n = 31	4.3	1.9	1.9	1.9
DROL ® n		n = 1	3.9	1.7	1.7	1.7
DROLP ① n		n = 31	4.0	1.7	1.7	1.7
DRCL ® n		n = 1	4.3	1.8	1.8	1.8
DRCLP ® n		n = 31	4.3	1.9	1.9	1.9
SFR D n		n = 1	1.7	0.75	0.75	0.75
SFRP ① n		n = 15	2.0	0.85	0.85	0.85
SFL ® n		n = 1	1.7	0.75	0.75	0.75
SFLP ① n		n = 15	2.0	0.85	0.85	0.85
BSFR ® n		n = 1	20	8.6	8.6	8.6
BSFRP D n		n = 96	24	10	10	10
BSFL ® n		n = 1	20	8.5	8.5	8.5
BSFLP D n		n = 96	23	10	10	10
DSFR ® n		n = 1	1.3	0.58	0.58	0.58
DSFRP ® n		n = 96	25	11	11	11
DSFL ® n		n = 1	1.3	0.58	0.58	0.58
DSFLP ® n		n = 96	26	11	11	11
BSET ® n		n = 1	7.6	3.3	3.3	3.3
BSETP ® n		n = 15	7.6	3.3	3.3	3.3
		n = 1	7.6	3.3	3.3	3.3
BRST ® n		n = 15	7.6	3.3	3.3	3.3
BRSTP D n TEST S D D		11 - 15	7.0	3.3	3.3	3.3
TESTP SI SE D		_	8.2	3.5	3.5	3.5
DTEST (9) (2) (D) DTESTP (9) (2) (D)		_	9.2	3.9	3.9	3.9
		n = 1	18	7.8	7.8	7.8
BKRST S n BKRSTP S n		n = 96	19	8.2	8.2	8.2
BKK215@ u		All match	22	9.6	9.6	9.6
SER \$1 \$2 D n	n = 1	None match	21	8.9	8.9	8.9
SERP \$1 \$2 D n	n = 06	All match	115	49	49	49
	n = 96	None match	133	57	57	57
	n = 1	All match	23	9.9	9.9	9.9
DSER \$1 \$2 D n	11 = 1	None match	23	9.7	9.7	9.7
DSERP \$1 \$2 D n	n = 96	All match	142	61	61	61
		None match	132	57	57	57

Instruction	C	Condition (Device)		Processing Time (μs)			
instruction	5	maition (Device)	Qn	QnH	QnPH		
SUM		<u>S</u> = 0	3.9	1.7	1.7	1 7	
SUMP	S = FFFF		0.5	1.7	1.7	1.7	
DSUM	(S) = 0		4.7	2.0	2.0	2.0	
DSUMP	(= FFFFFFF _H	12	5.0	5.0	5.0	
DECO S D n		n = 2	20	8.6	8.6	8.6	
DECOP ® ® n		n = 8	27	12	12	12	
	n = 2	M1 = ON	21	9.1	9.1	9.1	
ENCO S D n	2	M4 = ON	21	9.1	9.1	9.1	
ENCOP (S) (D) n	n = 8	M1 = ON	28	12	12	12	
SEG		M256 = ON	26	11	11	11	
SEGP		_	1.3	0.54	0.54	0.54	
DIS ® ® n		n = 1	18	7.7	7.7	7.7	
DISP ® ® n		n = 4	19	8.3	8.3	8.3	
UNI ® ® n		n = 1	21	8.9	8.9	8.9	
UNIP ® ® n		n = 4	23	9.7	9.7	9.7	
NDIS (51) (D) (52)							
NDISP (5) (D) (52)		_	41	18	18	18	
NUNI (S) (D) (S2)							
NUNIP (§1) (D) (§2)		_	42	18	18	18	
WTOB ® ® n	n = 1		47	20	20	20	
WTOBP ® ® n	n = 96		99	43	43	43	
BTOW S D n	n = 1		45	19	19	19	
BTOWP § ® n	n = 96		89	38	38	38	
MAX S D n		n = 1	17	7.1	7.1	7.1	
MAXP § D n		n = 96	136	59	59	59	
MIN S D n		n = 1	17	7.1	7.1	7.1	
MINP S D n		n = 96	159	69	69	69	
		n = 1	27	12	12	12	
DMAX S D n		n = 96		78	78	78	
DMAXP ® ® n			181				
DMIN ® ® n		n = 1	27	12	12	12	
DMINP (S) (D) n		n = 96	112	48	48	48	
SORT 🗐 n 🕸 🖭 🖭		n = 1, §2 = 1	16	7.1	7.1	7.1	
		n = 96, 🕸 = 16	87.8	37.9	37.9	37.9	
DSORT (51) n (52) (51) (52)		n = 1, 🗐 = 1	17	7.1	7.1	7.1	
300KI @ II @ @ @		n = 96, 🕸 = 16	96.1	41.6	41.6	41.6	
WSUM ® ® n		n = 1	16.4	7.1	7.1	7.1	
WSUMP (S) (D) n		n = 96	68.4	29.5	29.5	29.5	
DWSUM S D n		n = 1	18.9	8.2	8.2	8.2	
DWSUMP (S) (D) n		n = 96	130.4	56.1	56.1	56.1	
OR n		n = 0	2.3	1.0	1.0	1.0	
NEXT		_	3.3	1.4	1.4	1.4	
BREAK BREAKP		_	11	4.6	4.6	4.6	
CALL Pn	In	ternal file pointer	2.1	0.88	0.88	0.88	
CALLP Pn	Common pointer		33	14	14	14	

Instruction	Condition (Davise)		Processing Time (µs)				
Instruction	Condition (Device)	Qn	QnH	QnPH	QnPRH		
CALL Pn S1 to S5		105	50	50	50		
CALLP Pn S1 to S5	_	135	58	58	58		
-	Return to original program	2.9	1.3	1.3	1.3		
RET	Return to other program	20	8.5	8.5	8.5		
FCALL Pn	Internal file pointer	3.6	1.6	1.6	1.6		
FCALLP Pn	Common pointer	20	8.7	8.7	8.7		
FCALL Pn 🗐 to 🗐							
FCALLP Pn Si to Si	_	134	57	57	57		
ECALL * Pn							
ECALLP * Pn	<u> </u>	77	33	33	33		
*: Program name							
ECALL * Pn 🕄 to 🕏							
ECALLP * Pn S1 to S5	_	162	70	70	70		
*: Program name							
EFCALL * Pn							
EFCALLP * Pn	_	78	34	34	34		
*: Program name			-				
EFCALL * Pn 🗐 to 🗐							
		200	86	86	86		
EFCALLP * Pn 🗐 to 😘		200					
*: Program name COM		55	16	16	16		
IX		12	5.2	5.2	5.2		
IXEND		4.7	2.0	2.0	2.0		
IXLIND	Number of contacts 1	48	21	21	21		
IXDEV + IXSET	Number of contacts 14	93	40	40	40		
FIFW	Number of data points 0	11	4.5	4.5	4.5		
FIFWP	Number of data points 96	11	4.5	4.5	4.5		
FIFR	Number of data points 1	13	5.6	5.6	5.6		
FIFRP	Number of data points 96	32	14	14	14		
FPOP	Number of data points 1	16	7.0	7.0	7.0		
FPOPP	Number of data points 96	16	7.0	7.0	7.0		
FINS	Number of data points 0	20	8.4	8.4	8.4		
FINSP	Number of data points 96	36	15	15	15		
FDEL	Number of data points 1	19	7.5	7.5	7.5		
FDELP	Number of data points 96	39	15	15	15		
		_		_			
	n3 = 1	_	_	_	_		
FROM n1 n2 D n3		47	22	22	22		
FROMP n1 n2 ^(D) n3 *1		_		_			
	n3 = 1000				_		
		476	437	437	437		
	<u> </u>	_	_	_			
DEDO ::4 ::0 (B) :0	n3 = 1			<u> </u>			
DFRO n1 n2 ® n3		51	24	24	24		
DFROP n1 n2 ® n3 *1	n2 - 500		_	_	_		
	n3 = 500	470	407	407	407		
*1: The upper row i	indicates the processing time when A381	478	437	437	437		

^{*1:} The upper row indicates the processing time when A38B/A1S38B and the extension base are used.

The center row indicates the processing time when A38HB/A1S38HB is used.

The bottom row indicates the processing times taken when the Q312B is used to execute the instruction for the QJ71C24 in slot 0.

The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules.

⁽The QnCPU/QnHCPU also differs in processing time according to the extension base type.)

Instruction	Condition (Device)		Processing Time (μs)			
instruction		nation (Device)	Qn	QnH	QnPH	QnPRH
				_	_	_
		n3 = 1		_	_	_
TO n1 n2 ^⑤ n3			48	20	20	20
TOP n1 n2 S n3 *1					_	_
		n3 = 1000			_	_
			479	412	412	412
					_	_
		n3 = 1			_	_
DTO n1 n2 ® n3			50	23	23	23
DTOP n1 n2 (\$) n3 *1				_	_	-
		n3 = 500			_	_
			457	416	416	416
	SM701ON	Variable 1 character	33	11	11	_
PR	Sim o rort	Variable 32 character	48	18	18	_
		SM701OFF	21	7.8	7.8	_
PRC		_	181	16	16	_
LED		Vhen displayed			_	_
		splay completed			_	_
LEDC	When displayed				_	_
		splay completed			_	_
LEDR		splay → no display	0.40	0.17	0.17	0.17
	LED instructi	on execution \rightarrow no display	103	44	44	44
CHKST		_	5.8	2.5	2.5	2.5
		contact no error	24	10	10	10
CHK		contact no error	1676	721	721	721
		1 contact error	88	38	38	38
CHKCIR		10 steps	5.8	2.5	2.5	2.5
		All internal devices		_	_	_
SLT		register 8k points		_	_	_
	SLT e	xecution completion	_			_
SLTR		_	_	_	_	_
STRA	077	Start			_	_
OTDAD	STRA	execution completion	_			_
STRAR		_		_	_	_
PTRA		_		_	_	_
PTRAR	V	When operating		_	_	_
PTRAEXE PTRAEXEP		ace in progress			_	_
	11		45		-	
BINDA		S = 1	15	6.7	6.7	6.7
BINDAP		S = - 32768	24	10	10	10
DBINDA		S = 1	43	18	18	18
DBINDAP	(S)	= - 2147483648	86	37	37	37
DINILIA		S = 1	18	7.7	7.7	7.7
BINHA						
BINHAP		S = FFFF _H	19	8.2	8.2	8.2
DBINHA		S = 1	23	10	10	10
DBINHAP	(S) = FFFFFFFFH	24	10	10	10
*1: The upper		processing time when A38B/				I

^{*1:} The upper row indicates the processing time when A38B/A1S38B and the extension base are used.

The center row indicates the processing time when A38HB/A1S38HB is used.

The bottom row indicates the processing times taken when the Q312B is used to execute the instruction for the QJ71C24 in slot 0.

The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules. (The QnCPU/QnHCPU also differs in processing time according to the extension base type.)

luotuvotion	Candition (Day	ioo\	Processing Time (µs)			
Instruction	Condition (Dev	ice)	Qn	QnH	QnPH	QnPRH
BCDDA	S = 1		23	9.8	9.8	9.8
BCDDAP	S = 9999		21	8.9	8.9	8.9
DBCDDA	S = 1		22	9.5	9.5	9.5
DBCDDAP	S = 9999999	9	29	13	13	13
DABIN	S = 1		57	25	25	25
DABINP	S = - 32768	;	58	25	25	25
DDABIN	S = 1		92	40	40	40
DDABINP	S = - 21474836	648	106	46	46	46
HABIN	<u>S</u> = 1		13	5.8	5.8	5.8
HABINP	S = FFFFH		15	6.4	6.4	6.4
DHABIN	S = 1		22	9.5	9.5	9.5
DHABINP	S = FFFFFF	FH	25	11	11	11
DABCD	<u> </u>		16	6.9	6.9	6.9
DABCDP	S = 9999		17	7.2	7.2	7.2
DDABCD	S = 1		25	11	11	11
DDABCDP	S = 9999999	.0	29	13	13	13
COMRD	<u> </u>	19				13
COMRDP	_		40	17	17	17
LEN	1 character		18	8.0	8.0	8.0
LENP	96 characters	3	86	37	37	37
STR STRP	_		53	23	23	23
DSTR						
DSTRP	_		123	53	53	53
VAL			95	41	41	41
VALP				71	71	71
DVAL DVALP	_		166	72	72	72
ESTR						
ESTRP	_		564	243	243	243
EVAL	Decimal point format all 2-di	git specification	100	43	43	43
EVALP	Exponent format all 6-digit	t specification	127	55	55	55
ASC S D n	n = 1		64	28	28	28
ASCP S D n	n = 96		289	125	125	125
HEX S D n	n = 1		60	26	26	26
HEXP S D n	n = 96		343	148	148	148
RIGHT ® D n	n = 1		49	21	21	21
RIGHTP ® D n	n = 96		131	56	56	56
LEFT S D n	n = 1		50	21	21	21
LEFTP (S) (D) n	n = 96		131	56	56	56
MIDR	_		53	23	23	23
MIDRP	_		55	23	20	23
MIDW MIDWP	_		128	55	55	55
	No match		58	25	25	25
INSTR		Head	55	24	24	24
INSTRP	Match	End	58	25	25	25
					•	

	0 1111	(5.1.)	Processing Time (μs)						
Instruction	Condition	n (Device)	Qn	QnH	QnPH	QnPRH			
EMOD EMODP	-	_	527	227	227	227			
EREXP EREXPP	-	_	1656	713	713	713			
SIN	Single r	precision	115	50	50	50			
SINP		precision	1945	837	_	_			
COS		precision	122	53	53	53			
COSP		precision	2618	1127		_			
TAN	Single p	precision	123	53	53	53			
TANP	Double	precision	2618	1127		_			
ASIN	Single p	precision	111	48	48	48			
ASINP	Double	precision	2491	1072					
ACOS	Single p	precision	115	49	49	49			
ACOSP	Double	precision	2367	1019		_			
ATAN	Single p	precision	157	68	68	68			
ATANP		precision	3140	1352		_			
RAD		precision	17	7.2	7.2	7.2			
RADP	Double	precision	24	10		_			
DEG		precision	17	7.2	7.2	7.2			
DEGP		precision	23	9.9		_			
SQR	Single p	precision	28	12	12	12			
SQRP	Double	precision	1812	780		_			
	Single precision	S = - 10	129	56	56	56			
EXP EXPP	3 7 7 7 7 7	S = 1							
	Double precision	S = - 10	2386	1026	_	_			
	2 000.0 p. 00.0.0	S = 1		.020					
	Single precision	S = 1	113	49	49	49			
LOG	amgra prosision	S = 10							
LOGP	Double precision	S = 1	2146	924	_				
	Bouble precision	S = 10	2140	324					
RND RNDP	-	_	3.9	1.7	1.7	1.7			
SRND SRNDP	_	_	3.5	1.5	1.5	1.5			
BSQR	S	= 0	6.2	2.7	2.7	2.7			
BSQRP	(S) =	9999	38	16	16	16			
BDSQR	(S)	= 0	6.2	2.7	2.7	2.7			
BDSQRP		999999	38	16	16	16			
BSIN	- 98	—	12	5.1	5.1	5.1			
BSINP BCOS	_		12	5.2	5.2	5.2			
BCOSP BTAN									
BTANP	-	_	12	5.2	5.2	5.2			
BASIN BASINP	_	-	20	8.7	8.7	8.7			
BACOSP		_	21	9.0	9.0	9.0			
BATAN BATANP	_	_	22	9.6	9.6	9.6			
LIMIT LIMITP	-	_	10	4.3	4.3	4.3			

			Processing Time (μs)							
Instruction	Condition (Device)	Qn	QnH							
DLIMIT					QnPRH					
DLIMITP	_	11	4.7	4.7	4.7					
BAND		0.0	4.0	4.0	4.0					
BANDP	_	9.8	4.2	4.2	4.2					
DBAND		11	4.9	4.9	4.9					
DBANDP	_	- ''	4.9	4.9	4.9					
ZONE		9.1	3.9	3.9	3.9					
ZONEP	_	3.1	3.9	3.9	3.9					
DZONE		11	4.6	4.6	4.6					
DZONEP	_	- 11	4.0	4.0	4.0					
RSET		6.8	2.9	2.9	2.9					
RSETP	_	0.0	2.9	2.9	2.9					
QDRSET		205	88	88	88					
QDRSETP	_	203	00	00	00					
QCDSET		147	63	63	63					
QCDSETP	_	147	03	03	03					
DATERD		13	5.5	5.5	5.5					
DATERDP	_	13	3.3	3.5	3.3					
DATEWR		15	6.4	6.4	6.4					
DATEWRP	_	15	0.4	0.4	0.4					
DATE+	No digit increase	13	5.4	5.4	5.4					
DATE+P	Digit increase	13	5.4	5.4	5.4					
DATE -	No digit increase	12	5.2	5.2	5.2					
DATE - P	Digit increase	12	5.2	5.2	5.2					
SECOND		10	4.5	4.5	4.5					
SECONDP	_	10	4.5	4.5	4.5					
HOUR		40	5.0	5.0	5.0					
HOURP	_	12	5.2	5.2	5.2					
1400	1 character	3.0	1.3	1.3	1.3					
MSG	32 characters	3.0	1.3	1.3	1.3					
DKEY	Initial time	20	8.6	8.6	8.6					
PKEY	No reception	19	8.2	8.2	8.2					
PSTOP		70	24	24	24					
PSTOPP	_	79	34	34	34					
POFF		70	34	24	34					
POFFP	_	79	34	34	34					
PSCAN		75	32	32	32					
PSCNAP	_	75	32	32	32					
PLOW		80	34	34						
PLOWP	_	80	34	34						
WDT		5.9	2.6	2.6	2.6					
WDTP	_	5.9	2.0	2.0	2.0					
DUTY	_	9.3	4.0	4.0	4.0					
ZRRDB	_	7.9	3.4	3.4	3.4					
ZRRDBP	_	7.5	3.4	3.4	3.4					
ZRWRB		9.4	4.0	4.0	4.0					
ZRWRBP		9.4	7.0	4.0	7.0					
ADRSET	_	4.9	2.1	2.1	2.1					
ADRSETP					٤.١					
KEY	_	17	7.3	7.3						
ZPUSH		11	4.7	4.7	4.7					
ZPUSHP		'''	7.7	7.7	7.7					
ZPOP		5.1	2.2	2.2	2.2					
ZPOPP		3.1	2.2	۷.۷	2.2					
EROMWR			_	_	_					
EROMWRP				_	_					

READ SREAD WRITE SWRITE SEND RECV REQ ZNFR ZNTO ZNRD ZNRD	Condition (Device)	Processing Time (µs)							
mstruction	Condition (Device)	Qn	QnH	QnPH	QnPRH				
ZCOM	_	691	289	289	289				
READ	-			_					
SREAD	_	_			_				
WRITE	_			_	_				
SWRITE	_	_			_				
SEND	_			_	_				
RECV	_		_	_	_				
REQ	_			_	_				
ZNFR	_			_	_				
ZNTO	_			_	_				
ZNDD	MELSECNET/10	_			_				
ZIVIND	MELSECNET (II)				_				
7NWR	MELSECNET/10	_	_		_				
ZINVVIX	MELSECNET (II)				_				
RFRP	_			_	_				
RTOP				_	_				

(4) Processing time for QCPU instructions (QCPU instructions only)

(a) Instructions available from function version A

Instruction	Condition (Device	۱۵)	Processing Time (μs)						
mstruction	Condition (Devic	.e)	Qn	QnH	QnPH	QnPRH			
UNIRD	_		79	34	34	34			
TRACE	Start	Start			76	76			
TRACE	STRA execution comp	oletion	6.3	2.7	2.7	2.7			
TRACER	_		19	8.2	8.2	8.2			
SP.FWRITE	_		84	36	36	36			
SP.FREAD	_		82	35	35	35			
PLOADP	_		58	25	25	_			
PUNLOADP	_	_			117	_			
PSWAPP			308	133	133	_			
	When standard RAM is used	1 point	45.5	20	20	20			
DDMOV/	WHEN Standard RAW IS used	1000 points	215	91	91	91			
RBMOV	When SRAM card is used	1 point	49.5	22	22	22			
	WHEII STAIN CAID IS USED	1000 points	540	305	305	305			

(b) Instructions available from function version B

Instruction	Condition/Num	show of Do	ints Processed		Processing	g Time (µs)	
Instruction	Condition/Nun	iber of Po	ints Processed	Qn	QnH	QnPH	QnPRH
	With auto refresh of		sh range: 2k words (0.5k words d equally to all CPUs)	720	660	660	_
COM *1	CPU shared memory	Refresh range: 4k words (1k words assigned equally to all CPUs)		860	730	730	_
	Without auto refresh of CPU shared memory	_		43	20	20	20
	Reading from CPU		-		29	29	
	shared memory of another CPU	n3 = 1000		530	500	500	
FROM *1	Reading buffer	n3 = 1	Main base unit	51	24	24	
	memory of intelligent	113 – 1	Extension base unit	54	27	27	
	function module*2	n3 =	Main base unit	540	480	480	
	Turiction module 2	1000	Extension base unit	1100	1050	1050	
S.TO	Writing to CPU shared memory of host CPU		1 ("TO" instruction) ("S.TO instruction")	74	33	33	
	Internory of flost of o		n2 = 256	126	54	54	
S (P).DATERD *3	Reading data of the expansion clock		_	25	11	11	11
S (P).DATE+ *3	Expansion clock data addition operation			38	17	17	17
S (P).DATE- *3	Expansion clock data subtraction operation		_	38	17	17	17

^{*1:} If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.

For system having only the main base unit

(Instruction processing time increase) = $0.54 \times$ (number of points processed) \times (number of other CPUs) (μ s)

For system including extension base units

(Instruction processing time increase) = 1.30 × (number of points processed) × (number of other CPUs) (µs)

(5) Redundant system instructions (for redundant CPU)

Instruction	Condition (Device)	Processing Time (μs)						
	Condition (Bevice)	Qn	QnH	QnPH	QnPRH			
SP.CONTSW	_	_		_	9.6			

^{*2:} In a multiple CPU system, the instruction processing time for the intelligent function module under control of the host CPU is equal to that for the intelligent function module under control of another CPU.

^{*3:} Products with the first 5 digits of the serial No. "07032" or higher are applicable.

(6) Table of the time to be added when file register, module access device or link direct device is used

Inotre	uction	Data	Device Specification		Processin	g Time (µs)	
instru	iction	Data	Location	Qn	QnH	QnPH	QnPRH
		Bit	Source	5.56	2.40	2.40	2.40
		DIL	Destination	4.44	1.91	1.91	1.91
	When standard	Word	Source	2.60	1.12	1.12	1.12
	RAM is used	vvoid	Destination	3.76	1.62	1.62	1.62
		Double word	Source	2.83	1.22	1.22	1.22
File register (7D)		Double word	Destination	4.00	1.72	1.72	1.72
File register (ZR)		Bit	Source	5.22	2.25	2.25	2.25
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	ы	Destination	4.09	1.76	1.76	1.76
		Word	Source	2.25	0.97	0.97	0.97
		vvoid	Destination	3.42	1.47	1.47	1.47
		Double word	Source	2.49	1.07	1.07	1.07
			Destination	3.65	1.57	1.57	1.57
	•	Bit	Source	35.56	15.31	15.31	15.31
			Destination	65.08	28.01	28.01	28.01
Module access de	vice	Word	Source	32.76	14.10	14.10	14.10
(Un\G□ , U3En\G	0 to G4095)	vvoid	Destination	28.84	12.41	12.41	12.41
		Double word	Source	32.99	14.20	14.20	14.20
		Double word	Destination	29.07	12.51	12.51	12.51
		Bit	Source	75.67	32.57	32.57	32.57
		DIL	Destination	138.65	59.67	59.67	59.67
Link direct device (Jn\□)		Word	Source	72.73	31.30	31.30	31.30
		vvoid	Destination	137.32	59.10	59.10	59.10
			Source	72.96	31.40	31.40	31.40
			Destination	137.55	59.20	59.20	59.20

Appendix 1.4 Operation Processing Time of Universal Model QCPU

The processing time for the individual instructions are shown in the table on the following pages.

Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.

Appendix 1.4.1 Subset instruction processing time

The following describes the subset instruction processing time.



- (1) The processing time shown in "(1) Subset instruction processing time table" applies when the device used in an instruction meets the device condition for subset processing (For device condition triggering subset processing, refer to Page 102, Section 3.5.1).
- (2) When using a file resister (R, ZR), extended data register (D), extended link register (W), and module access device (U3En\G10000 and the subsequent devices), add the processing time shown in (2) to that of the instruction.
- (3) When using an F,T(ST),C device with an OUT/SET/RST instruction, add the processing time for each instruction, with reference to the adding time in (3).
- (4) Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.

(1) Subset instruction processing time table

(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU.

						Pr	ocessing	g Time (µs)		
Sequence instruction	Instruction	Cond	lition (Device)	Q00U	JCPU	Q00L	JCPU	Q01l	JCPU	Q02L	JCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Saguanaa	LD LDI AND ANI OR ORI LDP LDF ANDP ANDF ORP	Wh	en executed		0.120		0.080		0.060		0.040
instruction	ORF LDPI LDFI	Wh		0.360		0.240		0.180		0.120	
	ANDPI ANDFI ORPI ORFI	Wh	When executed				0.320		0.240		0.160
	OUT		n not changed nen changed		0.120		0.080		0.060		0.040
			n not executed								
	SET		When not changed		0.120		0.080		0.060		0.040
	RST	When executed	When changed								
		In co	nductive status								
	LD=	In non-	conductive status		0.360		0.240		0.180		0.120
		When	n not executed								
Basic	AND=	\A/la a la assa assa al	In conductive status		0.360		0.240		0.180		0.120
instruction		When executed	In non-conductive status								
		Whe	n not executed								
	OR=	When executed	In conductive status		0.360	360 0.24	0.240	0.240	0.180	0.180	0.120
		When executed	In non-conductive status								

						Pr	ocessin	j Time (μs)								
Category	Instruction	Cond	lition (Device)	Q00U	JCPU	Q00L	JCPU	Q01l	JCPU	Q021	JCPU						
				Min.	Max.	Min.	Max.	Min.	Max.	Q02U Min.	Max.						
	LD<>		nductive status		0.360		0.240		0.180		0.120						
		In non-c	conductive status		0.000		0.2.0		000		020						
		Whe	n not executed														
	AND<>	When executed	In conductive status		0.360		0.240	0.180			0.120						
			In non-conductive status														
		Whe	n not executed														
	OR<>	When executed	In conductive status				0.240		0.180		0.120						
		la a	In non-conductive status			3		IS .		S							
	LD>		nductive status	0.360 0.240 0.180	0.120												
			conductive status														
	AND>	vviiei	In conductive status								0.240		0.100		0.120		
	AND>	When executed	In non-conductive status							_		0.240	0.180	0.160		0.120	
		When	n not executed														
	OR>	VVIIC	In conductive status		0.360		0.240	0.180			0.120						
	Ole	When executed	In non-conductive status	0.300		_			0.240		0.100		0.120				
		In co	nductive status														
	LD<=		conductive status		0.360		0.240		0.180		0.120						
			n not executed														
	AND<=		In conductive status		0.360		0.240		0.180	0	0.120						
		When executed	In non-conductive status														
		Whe	n not executed														
	OR<=		In conductive status		0.360		0.240		0.180		0.180		0.120				
		When executed	In non-conductive status														
		In co	nductive status														
	LD<	In non-	conductive status		0.360		0.240		0.180		0.120						
Basic		When	n not executed														
instruction	AND<	When everyted	In conductive status		0.360		0.240		0.180		0.120						
		When executed	In non-conductive status														
		Whe	n not executed														
	OR<	When executed	In conductive status		0.360		0.240		0.180		0.120						
		When executed	In non-conductive status														
	LD>=	In co	nductive status		0.360		0.240		0.180		0.120						
	LD	In non-c	conductive status		0.000		0.240		0.100		0.120						
		Whe	n not executed														
	AND>=	When executed	In conductive status		0.360		0.240		0.180		0.120						
			In non-conductive status														
		Whe	n not executed														
	OR>=	When executed	In conductive status			0.240		0.180		0.120							
			In non-conductive status														
	LDD=		nductive status		0.360		0.240		0.180		0.120						
		_	conductive status														
	ANIDD	vvnei	n not executed		0.000		0.040		0.400		0.400						
	ANDD=	When executed	In conductive status		0.360		0.240		0.180		0.120						
		\ \ //o = 0	In non-conductive status							.180							
	ORD=	vvnei	n not executed		0.360		0.240		0.400		0.120						
	ORD=	When executed	In conductive status		0.360		0.240		0.160		0.120						
		In co.	In non-conductive status nductive status														
	LDD<>		conductive status		0.360		0.240		0.180		0.120						
				+ +													
		ANDD<> When not executed When executed In conductive status In non-conductive status		0.360		0.240		0.180		0.120							
	ייי ממוייי				0.500	360 0.240	0.240	0.240 0.1	0.100	30	0.120						
			Horr conductive status														

					Processing Time (μs)						
Category	Instruction	Co	ndition (Device)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02L	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		WI	nen not executed								
	ORD<>	When	In conductive status		0.360		0.240		0.180	3.300 4.600 3.300	0.120
		executed	In non-conductive status								
	LDD>	In	conductive status		0.360		0.240		0.190		0.120
		In no	n-conductive status		0.360		0.240		0.180		0.120
		WI	nen not executed								
	ANDD>	When	In conductive status		0.360		0.240		0.180		0.120
		executed	In non-conductive status	IS							
		WI	nen not executed								
	ORD>	When	In conductive status		0.360		0.240		0.180		0.120
		executed	In non-conductive status								
	LDD<=		conductive status		0.360		0.240		0.180		0.120
		_	n-conductive status								
			nen not executed	,							
	ANDD<=	When	In conductive status		0.360		0.240		0.180		0.120
		executed	In non-conductive status								
			nen not executed								
	ORD<=	When	In conductive status		0.360		0.240		0.180		0.120
		executed	In non-conductive status								
	LDD<		conductive status		0.360		0.240		0.180		0.120
			n-conductive status								
	ANDD<	When	nen not executed In conductive status		0.360		0.240		0.180	30 30 30 30 30 30 30 30 30 30 30 30 30 3	0.120
	ANDD	executed	In non-conductive status		0.300		0.240		0.160		0.120
			nen not executed								
	ORD<	When	In conductive status		0.360		0.240		0.180		0.120
		executed	In non-conductive status		0.000		0.210		0.100		0.120
Basic			conductive status								
instruction	LDD>=	In no	n-conductive status		0.360		0.240		0.180		0.120
		W	nen not executed								
	ANDD>=	When	In conductive status		0.360		0.240		0.180		0.120
		executed	In non-conductive status								
		W	nen not executed								
	ORD>=	When	In conductive status	,	0.360		0.240		0.180		0.120
		executed	In non-conductive status								
	+ (S) (D)	1	When executed		0.360		0.240		0.180		0.120
	+ (S1) (S2) (D)	\	When executed		0.480		0.320		0.240		0.160
	- S D		When executed		0.360		0.240		0.180		0.120
	- (S1) (S2) (D)	\	When executed		0.480		0.320		0.240		0.160
	D+SD	\	When executed		0.360		0.240		0.180		0.120
	D + \$1 \$2 D	\	When executed		0.480		0.320		0.240		0.160
	D - S D	\	When executed		0.360		0.240		0.180		0.120
	D - (S1) (S2) (D)	1	When executed		0.480		0.320		0.240		0.160
		1	When executed								
	* \$1 \$2 D	-			0.420		0.300		0.240		0.180
	/ \$1 \$2 D	\	When executed		0.520		0.400		0.340		0.280
	D * \$1 \$2 D	\	When executed		0.500		0.380		0.320		0.260
	D/ \$1 \$2 D	\	When executed		0.640		0.520		0.460		0.400
	B + S D	1	When executed	3.100	12.300	3.100	12.300	3.100	12.300	3.300	8.300
	B + \$1 \$2 D	-	When executed	5.900	13.500	5.900	13.500	5.900	13.500		6.200
		+									
	B - (S) (D)	1	When executed	3.150	12.300	3.150	12.300	3.150	12.300	3.300	9.000
	B - \$1 \$2 D	\	When executed	5.950	13.600	5.950	13.600	5.950	13.600	4.600	8.200

		Processing Time (μs) ction Condition (Device) Q00UJCPU Q00UCPU Q01UCPU Q02UC									
Category	Instruction	Co	ndition (Device)	Q00U						Q02U	ICPU
Basic instruction C				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	B * \$1 \$2 D	V	Vhen executed	3.700	12.100	3.700	12.100	3.700	12.100	4.000	8.200
	B/ §1 §2 D	٧	Vhen executed	4.000	14.000	4.000	14.000	4.000	14.000	4.200	12.400
		Single	S = 0, D = 0		0.420	0.300		0.240			0.180
	E+SD	precision	\bigcirc = 2 ¹²⁷ , \bigcirc = 2 ¹²⁷		0.420		0.300	0.240			0.180
		Single	S1 = 0, S2 = 0		0.540		0.380		0.300		0.220
	E + \$1 \$2 D	precision			0.540		0.380		0.300		0.220
		_									
	E-SD	Single	(S) = 0, (D) = 0		0.420		0.300		0.240		0.180
		precision	\bigcirc = 2 ¹²⁷ , \bigcirc = 2 ¹²⁷		0.420		0.300		0.240		0.180
	E - S1 S2 D	Single	§1) = 0, §2) = 0		0.540		0.380		0.300		0.220
		precision	§1) = 2^{127} , §2) = 2^{127}		0.540		0.380		0.300		0.220
	F + 60 60 60	Single	§1) = 0, §2) = 0		0.420		0.300		0.240		0.180
	E*S1S2D	precision	$\$1 = 2^{127}, \$2 = 2^{127}$		0.420		0.300		0.240		0.180
		Single	$(\$) = 2^{127}, (\$) = 2^{127}$	4.900	18.900	4.900	18.900	4.900	18.900	5.100	14.100
	E/ \$1 \$2 D	precision	S) = 2 ¹²⁷ , S2 = 2 ¹²⁷	4.900	16.900	4.900	16.900	4.900	16.900	5.100	14.100
	INC	V	Vhen executed		0.240		0.160		0.120		0.080
	DINC		Vhen executed		0.240		0.160		0.120		0.080
	DEC		Vhen executed		0.240		0.160		0.120		0.080
	DDEC BCD		Vhen executed Vhen executed		0.240		0.160		0.120		0.080
	DBCD		Vhen executed		0.320		0.240		0.200		0.100
	BIN	When executed			0.260		0.180	0.140			0.100
	DBIN		Vhen executed		0.260		0.180		0.140		0.100
		Single	S = 0		0.300		0.220		0.180		0.140
Basic	FLT	precision	S = 7FFF _H		0.300		0.220		0.180		0.140
instruction		Single	(S) = 0		0.300		0.220		0.180		0.140
	DFLT	precision	S = 7FFFFFFH		0.300		0.220		0.180		0.140
	INT	Single	S = 0		0.300		0.220		0.180		0.140
	IIVI	precision	S = 32766.5		0.300		0.220		0.180		0.140
	DINT	Single	S = 0		0.300		0.220		0.180		0.140
	5	precision	S = 1234567890.3		0.300		0.220		0.180		0.140
	MOV		<u></u>		0.240		0.160		0.120		0.080
	DMOV				0.240		0.160		0.120		0.080
	EMOV				0.240		0.160		0.120		0.080
	CML DCML		_		0.240		0.160		0.120		0.080
	DCIVIL	SM237	 n=1	4.200	4.600	4.200	4.600	4.200	4.600	4.100	4.500
		=ON	n=96	4.850	5.150	4.850	5.150	4.850	5.150	4.700	5.100
	BMOV	SM237	n=1	6.800	11.300	6.800	11.300	6.800	11.300	6.300	8.900
		=OFF	n=96	7.450	11.900	7.450	11.900	7.450	11.900	5.900	9.500
		SM=237	n=1	4.100	4.600	4.100	4.600	4.100	4.600	4.100	4.600
	FMOV	=ON	n=96	4.800	5.200	4.800	5.200	4.800	5.200	4.800	5.200
	I WO	SM237	n=1	4.600	8.250	4.600	8.250	4.600	8.250	4.600	7.900
		=OFF	n=96	6.150	10.600	6.150	10.600	6.150	10.600	5.300	8.500
	XCH		2.250	8.100	2.250	8.100	2.250	8.100	2.500	6.000	
	DXCH	CM4007	 	2.400	8.200	2.400	8.200	2.400	8.200	2.800	7.900
		SM237 =ON	n=1 n=96	2.700 6.500	2.800 6.800	2.700 6.500	2.800 6.800	2.700 6.500	2.800 6.800	2.350 5.950	2.450 6.000
	DFMOV	SM237	n=96 n=1	4.000	8.150	4.000	8.150	4.000	8.150	3.000	6.950
		=OFF	n=96	8.000	12.200	8.000	12.200	8.000	12.200	6.600	10.600
	<u>l</u>		••	1		000	200	2.000	_	000	

					Pro	ocessin	g Time (_l	us)		
Category	Instruction	Condition (Device)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02L	JCPU
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Basic	CJ	_	3.500	10.100	3.500	10.100	3.500	10.100	1.900	10.100
instruction	SCJ		3.500	10.100	3.500	10.100	3.500	10.100	1.900	10.100
	JMP		3.500	10.100	3.500	10.100	3.500	10.100	1.900	10.100
	WAND S D	When executed		0.360		0.240		0.180		0.120
	WAND (§1) (§2) (D)	When executed		0.480		0.320		0.240		0.160
	DAND ® D	When executed		0.360		0.240		0.180		0.120
	DAND \$1 \$2 D	When executed		0.480		0.320		0.240		0.160
	WOR S D	When executed		0.360		0.240		0.180		0.120
	WOR \$1 \$2 D	When executed		0.480		0.320		0.240		0.160
	DOR S D	When executed		0.360		0.240		0.180		0.120
	DOR (\$1) (\$2) (D)	When executed		0.480		0.320		0.240		0.160
	WXOR S D	When executed		0.360		0.240		0.180		0.120
	WXOR \$1 \$2 D	When executed		0.480		0.320		0.240		0.160
	DXOR S D	When executed		0.360		0.240		0.180		0.120
	DXOR (\$1) (\$2) (D)	When executed		0.480		0.320		0.240		0.160
	WXNR ® D	When executed		0.360		0.240		0.180		0.120
	WXNR (5) (2) (D)	When executed		0.480		0.320		0.240		0.160
	DXNR S D	When executed		0.360		0.240		0.180		0.120
	DXNR \$1 \$2 D	When executed		0.480		0.320		0.240		0.160
ŀ		n = 1	2.250	10.800	2.250	10.800	2.250	10.800	2.300	7.800
	ROR ① n	n = 15	2.250	10.800	2.350	10.800	2.350	10.800	2.400	7.800
	202 (2)	n = 1	2.250	10.800	2.250	10.800	2.250	10.800	2.300	3.900
	RCR D n	n = 15	2.250	10.800	2.250	10.800	2.250	10.800	2.400	4.100
	ROL ① n	n = 1	2.250	10.800	2.350	10.800	2.350	10.800	2.500	4.600
Application	1.02 () 11	n = 15	2.250	10.800	2.350	10.800	2.350	10.800	2.400	4.600
instruction	RCL D n	n = 1 n = 15	2.250 2.250	11.500 11.500	2.300	11.500 11.500	2.300	11.500 11.500	2.400 2.500	7.500 7.500
		n = 1	2.350	11.500	2.350	11.500	2.350	11.500	2.400	10.300
	DROR ① n	n = 31	2.350	11.500	2.350	11.500	2.350	11.500	2.500	10.300
		n = 1	2.350	13.300	2.350	13.300	2.350	13.300	2.500	12.700
	DRCR ① n	n = 31	2.350	14.900	2.350	14.900	2.350	14.900	2.500	12.700
	DROL ① n	n = 1	2.350	10.800	2.350	10.800	2.350	10.800	2.500	11.800
	DIXOL © II	n = 31	2.350	10.800	2.350	10.800	2.350	10.800	2.500	11.800
	DRCL ① n	n = 1	2.350	13.300	2.350	13.300	2.350	13.300	2.500	5.100
		n = 31 n = 1	2.350 2.350	13.300 9.900	2.350 2.350	13.300 9.900	2.350 2.350	13.300 9.900	2.500 2.400	5.100 6.100
	SFR D n	n = 15	2.350	9.900	2.350	9.900	2.350	9.900	2.300	5.700
		n = 1	2.350	9.850	2.350	9.850	2.350	9.850	2.400	4.300
	SFL ① n	n = 15	2.350	9.850	2.350	9.850	2.350	9.850	2.400	4.300
	DSFR D n	n = 1	3.250	15.500	3.250	15.500	3.250	15.500	3.300	12.000
	DSFR	n = 96	32.600	45.000	32.600	45.000	32.600	45.000	32.600	42.200
	DSFL ® n	n = 1	3.200	15.500	3.200	15.500	3.200	15.500	3.300	8.200
	-	n = 96	32.600	45.100	32.600	45.100	32.600	45.100	32.600	37.700
	SUM	<u>(S)</u> = 0	3.100	8.950	3.100	8.950	3.100	8.950	3.400	6.700
		S = FFFF _H	3.000	8.850	3.000	8.850	3.000	8.850	3.500	6.700
	SEG	When executed	2.100	7.700	2.100	7.700	2.100	7.700	2.100	5.900
	FOR	Internal file pointer	1.500 4.800	7.500 5.400	1.500 4.800	7.500 5.400	1.500 4.800	7.500 5.400	1.200 2.700	6.300 4.800
	CALL Pn	Common pointer	7.100	30.500	7.100	30.500	7.100	30.500	4.400	5.700
	CALL Pro Sil to Ss		50.200	62.000	50.200	62.000	50.200	62.000	28.700	42.600
	CALL Pn 🗐 to 😂		50.200	62.000	50.200	62.000	50.200	62.000	28.700	_



For the instructions for which a leading edge instruction ($\square P$) is not described, the processing time is the same as an ON execution instruction.

Example MOVP instruction, WANDP instruction etc.

(b) When using Q03UD(E)HCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU, and Q100UDEHCPU

		Processing Time (μs)							
Cotogony	Instruction	Condition (Device)	Q03UD(E)CPU	Q04/Q06UD(E)H	Q10/Q13/Q20/	Q50/Q100UDEH			
Category		Condition (Device)	Q030D(E)CP0	CPU	Q26UD(E)HCPU	CPU			
			Min. Max.	Min. Max.	Min. Max.	Min. Max.			
	LD								
	LDI								
	AND								
	ANI								
	OR								
	ORI	When executed	0.020	0.0095	0.0095	0.0095			
	LDP								
	LDF								
	ANDP								
	ANDF								
Sequence	ORP								
instruction	ORF								
	LDPI	When executed	0.060	0.0285	0.0285	0.0285			
	LDFI								
	ANDPI								
	ANDFI	When executed	0.080	0.038	0.038	0.038			
	ORPI								
	ORFI								
	OUT	When not changed	0.020	0.0095	0.0095	0.0095			
		When changed							
	SET	When not executed	0.020	0.0095	0.0095	0.0095			
	RST								
	LD=	In conductive status	0.060	0.0285	0.0285	0.0285			
		In non-conductive status							
	AND=	When not executed	0.060						
		When In conductive status		0.0285	0.0285	0.0285			
		executed In non-conductive status							
	OR=	When not executed							
		When In conductive status	0.060	0.0285	0.0285	0.0285			
		executed In non-conductive status							
	LD<>	In conductive status	0.060	0.0285	0.0285	0.0285			
Basic		In non-conductive status		*****		0.0200			
instruction	AND<>	When not executed							
		When In conductive status	0.060	0.0285	0.0285	0.0285			
		executed In non-conductive status							
	OR<>	When not executed							
		When In conductive status	0.060	0.0285	0.0285	0.0285			
		executed In non-conductive status							
	LD>	In conductive status	0.060	0.0285	0.0285	0.0285			
		In non-conductive status	U.060	0.0200	0.0200	0.0200			
	AND>	When not executed							
		When In conductive status	0.060	0.0285	0.0285	0.0285			
		executed In non-conductive status							

			Processing Time (μs)								
0-4	Instruction	O and different Davidson	000110	(E) ODU	Q04/Q06	6UD(E)H	Q10/Q	13/Q20/	Q50/Q100UDEH		
Category		Condition (Device	*)	Q03UD(E)CPU		CPU		Q26UD	(E)HCPU	CPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		When not executed	d								
	OR>	When In conductive	status		0.060	0.0285			0.0285		0.0285
		executed In non-conducti	ive status								
	LD<=	In conductive status		0.060			0.0285		0.0285		0.0285
		In non-conductive status			0.000		0.0200		0.0200		0.0200
		When not executed		\vdash							
	AND<=	When In conductive	status		0.060		0.0285		0.0285		0.0285
		executed In non-conductive status									
		When not executed	d								
	OR<=	When In conductive	status		0.060		0.0285		0.0285		0.0285
		executed In non-conducti	ive status								
	LD<	In conductive statu	S		0.060		0.0285		0.0285		0.0285
		In non-conductive sta	atus		0.000		0.0203		0.0203		0.0203
		When not executed	d								
	AND<	When In conductive	status		0.060		0.0285		0.0285		0.0285
		executed In non-conducti	ive status								
		When not executed	d								
	OR<	When In conductive	status	0.060		0.0285		0.0285			0.0285
		executed In non-conducti	ive status			<u> </u>				I	
	LD>=	In conductive statu	S	0.060			0.0285		0.0285		0.0285
		In non-conductive sta	atus		0.000		0.0200		3.5200		
	AND>=	When not executed	d	0.060		0.0285					
		When In conductive	status				0.0285			0.0285	
		executed In non-conducti	ive status								
	OR>=	When not executed	d	0.060							
Basic		When In conductive	status			0.0285			0.0285		0.0285
instruction		executed In non-conducti	ive status								
inoti dottori	LDD=	In conductive status		0.060	0.0285		0.0285		0.0	0.0285	
		In non-conductive sta	atus		0.000		0.0200		0.0200		0.0200
	ANDD=	When not executed	d	0.060							
		When In conductive					0.0285		0.0285		0.0285
		executed In non-conducti	ive status								
		When not executed	d								
	ORD=	When In conductive	status		0.060	0.0285		0.0285		0.	0.0285
		executed In non-conducti	ive status								
	LDD<>	In conductive statu	s		0.060		0.0285		0.0285		0.0285
		In non-conductive sta									
	ANDD<>	When not executed	d								
		When In conductive			0.060	0.0285		0.0285		0.028	
		executed In non-conducti									
	ORD<>	When not executed									
		When In conductive		0.060		0.0285		0.0285			0.0285
		executed In non-conducti									
	LDD>	In conductive status		0.060	0.0285		0.0285		0.02	0.0285	
	ANDD>	In non-conductive sta		0.060			0.0285				
		When not executed				0.0285			0.0285		
		When In conductive									
		executed In non-conducti									
	ODD:	When not executed			0.000						0.0005
	ORD>	When In conductive			0.060		0.0285	0.0285		0.0285	0.0285
		executed In non-conducti									
	LDD<=	In conductive statu			0.060		0.0285		0.0285		0.0285
		In non-conductive sta	itus	0.000							

	Instruction		Processing Time (μs)								
Cotogony		Condition (Device)		OUSTID	(E)CBII	Q04/Q06	SUD(E)H	Q10/Q1	3/Q20/	Q50/Q100UDEH	
Category	instruction	Co	ondition (Device)	Q03UD(E)CPU		CPU		Q26UD(E)HCPU		CPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		W	hen not executed			l		·			
	ANDD<=	When	In conductive status	0.060		0.0285		0.0285			0.0285
		executed	In non-conductive status								
			hen not executed								
	ORD<=	When	In conductive status	0.060			0.0285		0.0285		0.0285
		executed	In non-conductive status								
	LDD<		conductive status		0.060		0.0285		0.0285		0.0285
			hen not executed								
	ANDD<	When	In conductive status		0.060		0.0285		0.0285		0.0285
	ANDD	executed	In non-conductive status		0.000		0.0203		0.0203	0.0285	
			hen not executed								
	ORD<	When	In conductive status		0.060		0.0285		0.0285		0.0285
		executed	In non-conductive status			0.0205					
		In	conductive status								
	LDD>=	In no	n-conductive status		0.060		0.0285		0.0285		0.0285
		W	hen not executed								
	ANDD>=	When	In conductive status		0.060		0.0285		0.0285	0.028	
		executed	In non-conductive status								
		W	hen not executed								
	ORD>=	When	In conductive status	0.060		0.0285		0.0285			0.0285
		executed	In non-conductive status								
	+ (S) (D)	When executed			0.060	0.0285		0.0285		0.0285	
	+ \$1 \$2 D	,	When executed	0.080		0.038		0.038		0.038	
	- (S) (D)	When executed			0.060		0.0285		0.0285		0.0285
Basic	- \$1 \$2 D	,	When executed		0.080		0.038	0.038			0.038
instruction					0.060		0.0285		0.0285		0.0285
inoti dotion	D+@@		When executed								
	D + \$1 \$2 D		When executed		0.080	0.038		0.038			0.038
	D - (S) (D)	١	When executed		0.060	0.0285		0.0285			0.0285
	D - \$1 \$2 D	'	When executed		0.080	0.038		0.038			0.038
	* \$1 \$2 D	,	When executed		0.120	0.057		0.057			0.057
	/ §1) §2 (D)	,	When executed		0.220	0.110		0.110		0.110	
	D * (\$1) (\$2) (D)	,	When executed		0.200	0.095		0.095		0.095	
	D/ (\$1) (\$2) (D)		When executed		0.340		0.170		0.170		0.170
				0.000		0.000		0.000		0.000	
	B + S D		When executed	3.300	5.500	3.000	4.100	3.000	4.100	3.000	4.100
	B + \$1 \$2 D	١	When executed	4.600	6.200	4.200	5.900	4.200	5.900	4.200	5.900
	B - (S) (D)	'	When executed	3.300	4.400	2.900	3.800	2.900	3.800	2.900	3.800
	B - \$1 \$2 D	1	When executed	4.600	6.300	4.200	4.600	4.200	4.600	4.200	4.600
	B * \$1 \$2 D	,	When executed	4.000	4.800	3.400	4.800	3.400	4.800	3.400	4.800
	B/ \$1 \$2 D	,	When executed	4.200	5.700	3.700	5.200	3.700	5.200	3.700	5.200
	В/ 6/ 6/ 6			200		0.1.00		000		000	
	E+SD	Single	(S) = 0, (D) = 0		0.120	0.057		0.057		0.057	
		precision	⊚-2 ,⊚-2		0.120		0.057		0.057		0.057
	E + \$1 \$2 D	Single			0.140		0.0665		0.0665		0.0665
		precision		0.140		0.0665		0.0665		0.0665	
	0.0	Single		0.120		0.057			0.057		0.057
	IE (S)(D) I -		\bigcirc = 2 ¹²⁷ , \bigcirc = 2 ¹²⁷		0.120		0.057	0.057		0.057	
		Single S1 = 0, S2 = 0			0.120						0.0665
	E - S1 S2 D						0.0665		0.0665		
		PIECISIOII	$\$1 = 2^{127}, \$2 = 2^{127}$		0.140		0.0665		0.0665		0.0665

Category	Instruction					Processing Time (µs)						
		Condition (Device)		Q03UD(E)CPU		Q04/Q06UD(E)H CPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100UDEH CPU		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		Single	§1) = 0, §2) = 0		0.120		0.057		0.057		0.057	
	E * \$1 \$2 D	precision	$\$1 = 2^{127}, \$2 = 2^{127}$		0.120		0.057		0.057		0.057	
	E/ \$1 \$2 D	Single precision	$\$1 = 2^{127}, \$2 = 2^{127}$	4.500	5.600	3.900	4.900		0.285		0.285	
	INC	V	Vhen executed		0.040	0.019		0.019		0.01		
	DINC	When executed			0.040	0.019		0.019		0.019		
	DEC	When executed			0.040	0.019		0.019		0.019		
	DDEC	When executed			0.040	0.019			0.019		0.019	
	BCD	When executed			0.120		0.057		0.057		0.057	
	DBCD	When executed			0.200		0.095		0.095		0.095	
	BIN	When executed			0.060		0.0285		0.0285		0.0285	
	DBIN	V	Vhen executed		0.060		0.0285		0.0285		0.0285	
	FLT	Single	S = 0	0.100			0.0475		0.0475		0.0475	
	I LI	precision	S = 7FFF _H		0.100		0.0475		0.0475	0.0475		
	DFLT	Single	S = 0		0.100		0.0475		0.0475	0.0475		
		precision	S = 7FFFFFF _H		0.100		0.0475		0.0475	0.047		
	INT	Single	<u>S</u> = 0		0.100	0.0475			0.0475		0.0475	
		precision	S = 32766.5		0.100	0.0475		0.0475			0.0475	
	DINT	Single precision	S = 0	0.100		0.0475		0.0475			0.0475	
			S = 1234567890.3			0.0475						
	MOV	_			0.040		0.019		0.019		0.019	
Basic	DMOV				0.040	0.019		0.019		0.019		
instruction	EMOV				0.040		0.019			0.019		
	CML	<u> </u>			0.040		0.019		0.019	0.019		
	BMOV	SIVIL	<u>-</u>	6.300	8.200	5.400	7.000	5.400	7.000	5.400	7.000	
		Г	SM237=OFF*1	8.200	10.600	3.900	5.100	3.900	5.100	3.900	5.100	
		n = 1	SM237=OFF SM237=ON*1	-								
			SM237=ON 1	6.000 7.100	7.800 8.800	2.900 5.900	3.700 7.600	2.900 5.900	7.600	2.900 5.900	3.700 7.600	
			SM237=OFF*1	9.300	11.900	4.400	5.700	4.400	5.700	4.400	5.700	
				n = 96	SM237=ON*1	7.100	9.100	3.400	4.300	3.400	4.300	3.400
	FMOV		ı		5.300	5.900	4.200	4.800	4.200	4.800	4.200	4.800
		n = 1	SM237=OFF*1	7.000	8.000	3.400	3.800	3.400	3.800	3.400	3.800	
			SM237=ON*1	5.900	6.800	2.800	3.200	2.800	3.200	2.800	3.200	
				5.300	7.600	4.400	6.800	4.400	6.800	4.400	6.800	
			SM237=OFF*1	7.400	12.200	3.600	5.800	3.600	5.800	3.600	5.800	
		n = 96	SM237=ON*1	6.300	11.000	3.000	5.200	3.000	5.200	3.000	5.200	
	XCH	JIVIZ37-UIV		2.500	2.900	1.800	2.300	1.800	2.300	1.800	2.300	
	DXCH			2.800	3.700	2.100	2.900	2.100	2.900	2.100	2.900	
	DFMOV*2		SM237=OFF	2.600	3.750	2.250	3.150	2.250	3.150	2.250	3.150	
			SM237=ON	2.050	2.250	1.750	1.750	1.750	1.750	1.750	1.750	
			SM237=OFF	5.850	7.350	4.200	5.500	4.200	5.500	5.380	7.440	
		n=96	SM237=ON	5.300	6.000	3.650	4.150	3.650	4.150	4.700	5.500	
	CJ		_	1.800	2.800	1.400	2.400	1.400	2.400	1.400	2.400	
	SCJ	_		1.800	2.800	1.400	2.400	1.400	2.400	1.400	2.400	
	JMP		_	1.800	2.800	1.100	2.400	1.100	2.400	1.100	2.400	

^{*1:} Can be used only for the Q03UDCPU, Q04UDHCPU and Q06UDHCPU whose first 5 digits of serial number is "10012" or later.

^{*2:} Can be used only for the Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q13UD(E)HCPU and Q26UD(E)HCPU whose first 5 digits of serial number is "10012" or later.

WAN WAN DANI DANI WOR WOR WXO DXO DXO DXO DXO DXO DXO DXO DXO DXO D	Instruction AND (S) (D) AND (S) (S) (D)	Condition (Device)	Q03UD	(E)CPU		SUD(E)H	Q10/Q1	13/Q20/	Q50/Q10	00UDEH
WAN DANI DANI WOR WOR DOR DOR WXO DXO DXO DXO WXN WXN DXNI DXNI ROR RCR RCR RCR Application instruction RCL DRO DRC DRC SFR	AND \$1 \$2 D				l CF	νU	Q26UD(E)HCPU	CF	
WAN DANI DANI WOR WOR DOR DOR WXO DXO DXO DXO DXNI DXNI DXNI ROR RCR RCR Application instruction RCL DRO DRC DRO DRC SFR	AND \$1 \$2 D		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
WAN DANI DANI WOR WOR DOR DOR WXO DXO DXO DXO WXN WXN DXNI DXNI ROR RCR RCR RCR RCR DRO DRC DRO DRC DRO DRC SFR	AND \$1 \$2 D	When executed		0.060		0.0285		0.0285		0.0285
DANI DANI WOR WOR DOR DOR WXC WXC DXO DXO DXO WXN WXN DXNI DXNI DXNI ROR RCR RCR RCL DRO DRC DRC DRC SFR		When executed		0.080		0.038		0.038		0.038
DANI WOR WOR DOR DOR WXO DXO DXO DXO WXN WXN DXNI DXNI DXNI ROR RCR RCR RCR DRO DRC DRC DRC SFR	AND ® D	When executed		0.060		0.0285		0.0285		0.0285
MORE WORE DOR DOR WXC WXC DXO DXO WXN WXN DXNI DXNI ROR RCR RCR RCL DRO DRC DRC DRC SFR		When executed								
MORE DOR WXC WXC DXO DXO WXN WXN DXNI DXNI ROR RCR RCR RCL DRO DRC DRC SFR	AND (S) (S) (D)			0.080		0.038		0.038		0.038
DOR DOR WXC WXC DXO DXO WXN WXN DXNI DXNI DXNI ROR RCR RCR Application instruction RCL DRO DRC DRC SFR	OR ® ®	When executed		0.060		0.0285		0.0285		0.0285
DOR WXC DXO DXO WXN WXN DXNI DXNI ROR RCR RCR ROL DRO DRC DRC DRC SFR	OR \$1 \$2 D	When executed		0.080		0.038		0.038		0.038
WXC WXC DXO DXO WXN WXN DXNI DXNI ROR RCR RCR RCR ROL DRO DRC DRC SFR	OR S D	When executed		0.060		0.0285		0.0285		0.0285
Application instruction PRC DRC DRC SFR	OR §1 §2 (D	When executed		0.080		0.038		0.038		0.038
DXO DXO DXO WXN WXN DXNI DXNI ROR RCR RCR ROL DRO DRC DRC SFR	XOR ® D	When executed		0.060		0.0285		0.0285		0.0285
DXO WXN WXN DXNI DXNI ROR RCR RCR ROL DRO DRC DRC DRC SFR	XOR §1 §2 D	When executed		0.080		0.038		0.038		0.038
Application instruction PRC DRC DRC SFR	KOR S D	When executed		0.060		0.0285		0.0285		0.0285
Application instruction DRO DRC DRC SFR	KOR \$1 \$2 D	When executed		0.080		0.038		0.038		0.038
Application instruction PRC DRC DRC SFR	XNR S D	When executed		0.060		0.0285		0.0285		0.0285
DXNI DXNI DXNI DXNI ROR RCR RCR ROL DRO DRC DRC DRC SFR	XNR \$1 \$2 D	When executed		0.080		0.038		0.038		0.038
Application instruction PRC DRC DRC SFR		When executed								
Application instruction RCL DRO DRC SFR	KNR S D			0.060		0.0285		0.0285		0.0285
Application instruction RCL DRO DRC DRC SFR	KNR (9) (2) (D)	When executed		0.080		0.038		0.038	[0.038
Application instruction RCL DRO DRC DRC DRC SFR	OR ① n	n = 1 n = 15	2.300	3.100	1.700 1.800	2.500	1.700 1.800	2.500	1.700 1.800	2.500
Application instruction RCL DRO DRC DRC DRC SFR		n = 1	2.400	3.900	1.700	3.200	1.700	3.200	1.700	3.200
Application instruction RCL DRO DRC DRC DRC SFR	CR n	n = 15	2.400	4.100	1.700	3.200	1.700	3.200	1.700	3.200
Application instruction RCL DRO DRC DRC DRC SFR		n = 1	2.400	3.300	1.800	3.200	1.800	3.200	1.800	3.200
DRO DRO DRO SFR	DL ① n	n = 15	2.400	3.300	1.800	3.200	1.800	3.200	1.800	3.200
DRO DRO DRO SFR	21 🔘 2	n = 1	2.400	2.700	1.800	2.100	1.800	2.100	1.800	2.100
DRC DRO DRC SFR	JL U n	n = 15	2.400	2.800	1.800	2.200	1.800	2.200	1.800	2.200
DRC DRO DRC SFR	ROR ① n	n = 1	2.400	3.400	1.900	2.700	1.900	2.700	1.900	2.700
DRO DRC SFR		n = 31	2.500	3.400	1.900	2.700	1.900	2.700	1.900	2.700
DRC	RCR ① n	n = 1 n = 31	2.500 2.500	4.800	1.900 1.900	4.200	1.900 1.900	4.200 4.200	1.900 1.900	4.200
DRC		n = 1	2.500	3.900	1.800	3.200	1.800	3.200	1.800	3.200
SFR	ROL D n	n = 31	2.500	3.900	1.800	3.300	1.800	3.300	1.800	3.300
SFR		n = 1	2.500	4.800	1.900	3.800	1.900	3.800	1.900	3.800
	RCL ① n	n = 31	2.500	4.600	1.900	3.800	1.900	3.800	1.900	3.800
		n = 1	2.400	3.900	1.700	2.600	1.700	2.600	1.700	2.600
SFL (K © II	n = 15	2.300	3.900	1.800	2.600	1.800	2.600	1.800	2.600
	EL 🔘 n	n = 1	2.400	4.300	1.800	2.700	1.800	2.700	1.800	2.700
		n = 15	2.400	4.300	1.800	2.700	1.800	2.700	1.800	2.700
DSF	SFR ① n	n = 1 n = 96	2.700 32.600	4.800 35.900	2.200	4.300 26.100	2.200	4.300 26.100	2.200	4.300 26.100
		n = 1	2.700	4.600	2.100	4.000	2.100	4.000	2.100	4.000
DSFI	SFL ① n	n = 96	32.600	35.300	23.700	25.800	23.700	25.800	23.700	25.800
		(S) = 0	3.400	4.300	2.900	3.600	2.900	3.600	2.900	3.600
SUM	JM	S = FFFF _H	3.500	4.200	2.900	3.600	2.900	3.600	2.900	3.600
SEG	-G		2.100	2.800	1.500	2.100	1.500	2.100	1.500	2.100
FOR		—	1.200	2.400	0.870	2.100	0.870	2.100	0.870	2.100
		Internal file pointer	2.600	4.000	2.300	3.600	2.300	3.600	2.300	3.600
CALL	ALL Pn	Common pointer	4.000	5.300	3.200	4.900	3.200	4.900	3.200	4.900
CALL	ALL Pn 🗐 to 👀	_	28.700	33.400	26.100	29.300	26.100	29.300	26.100	29.300



For the instructions for which a leading edge instruction ($\square P$) is not described, the processing time is the same as an ON execution instruction.

Example MOVP instruction, WANDP instruction etc.

- (2) Table of the time to be added when file register, extended data register, extended link register, and module access device are used
 - (a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

			Device		Processing	Time (μs)		
Devid	ce name	Data	Specification Location	Q00UJCPU	Q00UCPU	Q01UCPU	Q02UCPU	
		Bit	Source	0.100	0.100	0.100	0.100	
		DIL	Destination	0.220	0.220	0.220	0.220	
	When standard	Word	Source	0.100	0.100	0.100	0.100	
	RAM is used	vvoid	Destination	0.100	0.100	0.100	0.100	
		Double word	Source	0.200	0.200	0.200	0.200	
		Double word	Destination	0.200	0.200	0.200	0.200	
		Bit	Source		_	_	0.220	
	When SRAM	ы	Destination			_	0.420	
File register	card is used	Word	Source	_	_	_	0.220	
(R)	(Q2MEM-1MBS,	vvoid	Destination	_	_	_	0.180	
	Q2MEM-2MBS)	Double word	Source	_	_	_	0.440	
		Double word	Destination	_	_	_	0.380	
		Bit	Source	_	_	_	0.160	
	When SRAM	BIL	Destination	_	_	_	0.320	
	card is used	Word	Source	_	_	_	0.160	
	(Q3MEM-4MBS,	vvora	Destination	_	_	_	0.140	
	Q3MEM-8MBS)	D. H	Source	_	_	_	0.320	
		Double word	Destination	_	_	_	0.300	
		5	Source	0.220	0.180	0.160	0.140	
		Bit	Destination	0.280	0.320	0.300	0.280	
	When standard		Source	0.220	0.180	0.160	0.140	
	RAM is used	RAM is used	Word	Destination	0.220	0.180	0.160	0.140
		5	Source	0.320	0.280	0.260	0.240	
		Double word	Destination	0.320	0.280	0.260	0.240	
File register		5	Source		_	_	0.260	
(ZR)/	When SRAM	Bit	Destination		_	_	0.480	
Extended data	card is used		Source		_	_	0.260	
register (D)/	(Q2MEM-1MBS,	Word	Destination		_	_	0.220	
Extended link	Q2MEM-2MBS)		Source		_	_	0.480	
register (W)		Double word	Destination		_	_	0.420	
		5	Source		_	_	0.200	
	When SRAM	Bit	Destination		_	_	0.380	
	card is used		Source		_	_	0.200	
	(Q3MEM-4MBS,	Word	Destination		_	_	0.180	
	Q3MEM-8MBS)		Source		_	_	0.360	
		Double word	Destination			_	0.340	
	1	D.,	Source			_	_	
Module access	Module access device (Multiple CPU high speed	Bit	Destination	_		_	_	
			Source			_		
transmission are	• .	Word	Destination			_	_	
(U3En\G10000)			Source	_		_	_	
		Double word	Destination			_	_	

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UDE(H)CPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

			Device		Processi	ng Time (µs)			
Devic	ce name	Data	Specification	Q03UD(E)	Q04/Q06UD(E)H	Q10/Q13/Q20/	Q50/Q100UDEH		
			Location	CPU	CPU	Q26UD(E)HCPU	CPU		
		D.;	Source	0.100	0.048	0.048	0.048		
		Bit	Destination	0.100	0.038	0.038	0.038		
	When standard	10/1	Source	0.100	0.048	0.048	0.048		
	RAM is used	Word	Destination	0.100	0.038	0.038	0.038		
		Davida	Source	0.200	0.095	0.095	0.095		
		Double word	Destination	0.200	0.086	0.086	0.086		
		D#	Source	0.220	0.200	0.200	0.200		
	When SRAM	Bit	Destination	0.180	0.162	0.162	0.162		
File register	card is used	Word	Source	0.220	0.200	0.200	0.200		
(R)	(Q2MEM-1MBS,	vvord	Destination	0.180	0.162	0.162	0.162		
	Q2MEM-2MBS)	Double word	Source	0.440	0.399	0.399	0.399		
		Double word	Destination	0.380	0.361	0.361	0.361		
		D#	Source	0.160	0.152	0.152	0.152		
	When SRAM	Bit	Destination	0.140	0.133	0.133	0.133		
	card is used	\\/I	Source	0.160	0.152	0.152	0.152		
	(Q3MEM-4MBS,	Word	Destination	0.140	0.133	0.133	0.133		
	Q3MEM-8MBS)	Davida	Source	0.320	0.304	0.304	0.304		
		Double word	Destination	0.300	0.295	0.295	0.295		
		D#	Source	0.120	0.057	0.057	0.057		
	When standard RAM is used	Bit	Destination	0.120	0.048	0.048	0.048		
		\\/I	Source	0.120	0.057	0.057	0.057		
		Word	Destination	0.120	0.048	0.048	0.048		
		TO WIT IS USEC	-		Daubla ward	Source	0.220	0.105	0.105
		Double word	Destination	0.220	0.095	0.095	0.095		
File register		D#	Source	0.240	0.209	0.209	0.209		
(ZR)/	When SRAM	Bit	Destination	0.200	0.171	0.171	0.171		
Extended data	card is used	Mord	Source	0.240	0.209	0.209	0.209		
register (D)/	(Q2MEM-1MBS,	Word	Destination	0.200	0.171	0.171	0.171		
Extended link	Q2MEM-2MBS)	Daubla ward	Source	0.460	0.409	0.409	0.409		
register (W)		Double word	Destination	0.400	0.371	0.371	0.371		
		D:t	Source	0.180	0.162	0.162	0.162		
	When SRAM	Bit	Destination	0.160	0.143	0.143	0.143		
	card is used	\\/I	Source	0.180	0.162	0.162	0.162		
	(Q3MEM-4MBS,	Word	Destination	0.160	0.143	0.143	0.143		
	Q3MEM-8MBS)	Davida	Source	0.340	0.314	0.314	0.314		
		Double word	Destination	0.320	0.304	0.304	0.304		
		D:4	Source	0.220	0.181	0.181	0.181		
Module access device (Multiple CPU high speed	Bit	Destination	0.140	0.105	0.105	0.105			
	NA/s and	Source	0.220	0.181	0.181	0.181			
transmission a	(Multiple CPU high speed transmission area)	Word	Destination	0.140	0.105	0.105	0.105		
(U3En\G10000)	D. II.	Source	0.500	0.437	0.437	0.437		
		Double word	Destination	0.340	0.285	0.285	0.285		

(3) Table of the time to be added when F/T(ST)/C device is used in OUT/SET/RST instruction

(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

Instruction	Device name	Cou	ndition		Processing	j Time (μs)	
name	Device name	Col	idition	Q00UJCPU	Q00UCPU	Q01UCPU	Q02UCPU
		When no	ot executed	2.900	2.900	2.900	2.100
	F	When executed	When displayed	116.000	116.000	116.000	68.800
OUT		vviien executed	Display completed	116.000	116.000	116.000	61.600
001		When no	ot executed	0.360	0.240	0.180	0.120
	T(ST), C	When executed	After time up	0.360	0.240	0.180	0.120
		vviien executed	When added	0.360	0.240	0.180	0.120
		When no	ot executed	0.120	0.080	0.006	0.004
SET	F	When executed	When displayed	116.000	116.000	116.000	68.600
		vviien executed	Display completed	116.000	116.000	116.000	65.700
		When no	ot executed	0.120	0.080	0.006	0.004
	F	When executed	When displayed	55.800	55.800	55.800	26.500
RST		vvnen executed	Display completed	29.200	29.200	29.200	21.600
	T(ST), C	When not executed		0.360	0.240	0.180	0.120
	1(31), 0	When	executed	0.360	0.240	0.180	0.120

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q20UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

Instruction					Process	ing Time (µs)	
name	Device name	Cor	ndition	Q03UD(E)	Q04/Q06UD(E)H	Q10/Q13/Q20/	Q50/Q100UDEH
Hallie				CPU	CPU	Q26UD(E)HCPU	CPU
		When no	ot executed	1.940	1.570	1.570	1.570
	F	When executed	When displayed	39.930	38.090	38.090	38.090
OUT		vviien executed	Display completed	39.750	37.980	37.980	37.980
	T(ST), C	When no	ot executed	0.060	0.030	0.030	0.030
	1(31), C	When executed After time up		0.060	0.030	0.030	0.030
		When no	ot executed	0.000	0.000	0.000	0.000
SET	F	When executed	When displayed	42.900	40.600	40.600	40.600
		vviien executed	Display completed	39.270	37.900	37.900	37.900
		When no	ot executed	0.000	0.000	0.000	0.000
	F	When executed	When displayed	45.260	36.600	36.600	36.600
RST		vviien executed	Display completed	19.020	16.190	16.190	16.190
	T(ST), C	When no	ot executed	0.060	0.030	0.030	0.030
T	1(31), 0	When	executed	0.060	0.030	0.030	0.030

Appendix 1.4.2 Processing time of instructions other than subset instruction

The following table shows the processing time of instructions other than subset instructions.



- The processing time shown in "(1) Table of the processing time of instructions other than subset instructions" applies
 when the device used in an instruction does not meet the device condition for subset processing (For device condition
 that does not trigger subset processing, refer to Page 102, Section 3.5.1).
 For instructions not shown in the following table, refer to "(1) Subset instruction processing time table" in Page 746,
- Appendix 1.4.1(1).
 When using a file resister (R, ZR), extended data register (D), extended link register (W), module access device (Un\G
 and U3En\G0 to G4095), and link direct device (Jn\□), add the processing time shown in (2) to that of the instruction.
- Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.
- (1) Table of the processing time of instructions other than subset instructions
 - (a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

					Р	rocessing	j Time (μs)			
Category	Instruction	Condition (Device)	Q00U.	JCPU	Q00U	CPU	Q01U	CPU	Q02U	CPU
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	ANB				•		•		•	
	ORB									
	MPS	_		0.120		0.080		0.060		0.040
	MRD									
	MPP									
	INV	When not executed		0.120		0.080		0.060		0.040
	liv.	When executed		0.120		0.000		0.000		0.040
	MEP	When not executed		0.120		0.080		0.060		0.040
	MEF	When executed		0.120		0.060		0.060		0.040
	EGP	When not executed		0.120		0.080		0.060		0.040
	EGF	When executed		0.120		0.060		0.060		0.040
	PLS		1.800	1.900	1.800	1.900	1.800	1.900	1.300	1.600
Sequence	PLF		1.800	1.900	1.800	1.900	1.800	1.900	1.600	1.700
instruction	FF	When not executed		0.240	l.	0.160	l.	0.120	l.	0.080
		When executed	1.700	1.800	1.700	1.800	1.700	1.800	1.200	1.500
	DELTA	When not executed		0.240	•	0.160	•	0.120	•	0.080
	DELIA	When executed	4.000	14.700	4.000	14.700	4.000	14.700	2.800	3.600
	SFT	When not executed		0.240	•	0.160	•	0.120	•	0.800
	SF1	When executed	1.800	12.600	1.800	12.600	1.800	12.600	1.600	6.600
	MC	_		0.240	l.	0.160	l.	0.120	l.	0.080
	MCR	_		0.120		0.080		0.060		0.040
	FEND	Error check performed	250.000	250.000	250.000	250.000	250.000	250.000	175.000	252.000
	END	No error check performed	250.000	250.000	250.000	250.000	250.000	250.000	175.000	221.000
	NOP		1		L.		L.		l.	
	NOPLF	_		0.120		0.080		0.060		0.040
	PAGE									

LDE=								Pro	ocessin	g Time (μs)		
LDE# Single precision In conductive status 4.400 20.90 4.400 20.900 4.400 20.900 4.700 0.10 0.10	Category	Instruction		Conditi	on (Device)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02L	JCPU
LDE=						Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
ANDE- Single CRE- Single CR		1 DE-	Single	In	conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	10.100
ANDE=		LDE=	precision	In no	on-conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	10.100
ANDE			Cinale	W	hen not executed		0.360		0.240		0.180		0.120
Single		ANDE=	-	When	In conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.200	12.500
ORE			precision	executed	In non-conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.400	11.900
ORE			Oin ale	W	hen not executed		0.360		0.240		0.180		0.120
Executed In non-conductive status 4.200 17.400		ORE=	_	When	In conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.600	10.800
Marcian Marc			precision	executed	In non-conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.500	9.800
ANDE<		105	Single	In	conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	7.700
ANDE< Single precision When precision When precision Precision When processor Precision When processor Precision When processor Precision When processor		LDE< >	precision	In no	on-conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.600	8.200
ANDE< Precision When In conductive status 4200 19,600 4200 19,6			0: 1	W	hen not executed		0.360		0.240		0.180		0.120
No No No No No No No No		ANDE<>	_	When	In conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.300	14.200
No No No No No No No No			precision	executed	In non-conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.400	14.200
DRES precision when non-conductive status 4,200 17,400 4,200 17,400 4,200 17,400 4,200 17,400 4,000 6,400			0: 1	W	hen not executed		0.360		0.240		0.180		0.120
LDE> Single precision In non-conductive status 4.200 17.400 4.200 17.400 4.200 4.700 20.900 4.700 13.7		ORE<>	_	When	In conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.600	6.700
LDE> precision			precision	executed	In non-conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.400	6.600
ANDES Single precision In non-conductive status A-400 20.900 A-400 20.900 A-400 20.900 A-600 13.70 13.70 14.00 14.00 19.600 A-200 A-20		105	Single	In	conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	13.700
ANDE>		LDE>	_	In no	on-conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.600	13.700
ANDE- Precision			0	W	hen not executed		0.360		0.240		0.180		0.120
New Note		ANDE>		When	In conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.300	8.100
DRE			precision	executed	In non-conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.200	8.100
DRE>			0: 1	W	hen not executed		0.360		0.240		0.180		0.120
Easic Single Precision		ORE>		When	In conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.600	8.500
LDE< precision In non-conductive status		precisio	precision	executed	In non-conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.400	8.100
Basic Instruction		105	Single	In	conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	11.100
Instruction ANDE< Single precision When not executed 0.360 0.240 0.180 0.180 0.17 7.88	Deele	LDE<=	precision	In no	on-conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	9.600
ANDE<		Single	W	hen not executed		0.360		0.240		0.180		0.120	
Non-conductive status	instruction	ANI)-<=	-	When	In conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.100	7.800
ORE< Single precision When executed In conductive status 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.400 9.8			precision	executed	In non-conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.400	8.200
DRE< Precision Precision Executed In non-conductive status A.200 17.400 A.200 A.400 D.900 A.200			0: 1	W	hen not executed		0.360		0.240		0.180		0.120
LDE<		ORE<=	_	When	In conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.500	10.300
ANDES Precision In non-conductive status 4.400 20.900 4.400 20.900 4.400 20.900 4.700 10.900 4.700			precision	executed	In non-conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.400	9.800
Precision In non-conductive status 4.400 20.900 4.400 20.900 4.400 20.900 4.700 10.900 4.700 10.900 4.700 10.900 4.700 10.900 4.700 10.900 4.700 10.900 4.700 10.900 4.700 10.900 4.200 10.900		LDE 4	Single	In	conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	11.500
ANDE Precision When when we want with the precision When when we want with the precision When when we want with the precision When we want w		LDE<	precision	In no	on-conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	10.900
ANDE>			Oin ale	W	hen not executed		0.360		0.240		0.180		0.120
Single precision When In conductive status 4.200 19.600 4.200 19.600 4.200 19.600 4.400 9.4		ANDE<	_	When	In conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.300	9.200
ORE Single precision When executed In conductive status 4.200 17.400 4.200			precision	executed	In non-conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.400	9.400
DRE Precision When In conductive status 4.200 17.400 4.200 4.700 12.2			Cinale	W	hen not executed		0.360		0.240		0.180		0.120
Executed In non-conductive status 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 17.400 4.200 12.2		ORE<	_	When	In conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.600	10.400
LDE>= precision In non-conductive status 4.400 20.900 4.400 20.900 4.400 20.900 4.700 11.8			precision	executed	In non-conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.400	9.800
NDE>= Single Precision When not executed No.360 No.240 No.180		IDES-	Single	In	conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	12.200
ANDE>= Single precision		LDE>=	precision	In no	on-conductive status	4.400	20.900	4.400	20.900	4.400	20.900	4.700	11.800
ANDE>= precision when lin conductive status 4.200 19.600 4.200			Cinala	W	hen not executed		0.360		0.240		0.180		0.120
ORE>= Single precision When not executed In non-conductive status 4.200 19.600 19.600 4.200 19.600 1		ANDE>=	_	When	In conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.100	6.700
ORE>= Single precision When executed In conductive status 4.200 17.400 4.200			precision	executed	In non-conductive status	4.200	19.600	4.200	19.600	4.200	19.600	4.400	7.000
DRE>= Precision When In conductive status 4.200 17.400 4.200			Single	W	hen not executed		0.360		0.240		0.180		0.120
LDED		ORE>=	_	When	In conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.600	14.000
LDED= precision In non-conductive status 4.700 37.400 4.700 37.400 4.700 37.400 5.100 21.9			precision	executed	In non-conductive status	4.200	17.400	4.200	17.400	4.200	17.400	4.500	14.300
Precision In non-conductive status 4.700 37.400 4.700 37.400 4.700 37.400 5.100 21.9		IDED-	Double	In	conductive status	4.700	37.400	4.700	37.400	4.700	37.400	4.200	21.000
ANDED= Double When In conductive status 4.500 34.700 4.500 34.700 4.500 34.700 3.800 17.8		LUEU=	precision	In no	on-conductive status	4.700	37.400	4.700	37.400	4.700	37.400	5.100	21.900
ANDED= When In conductive status 4.500 34.700 4.500 34.700 4.500 34.700 3.800 17.8			Devil	W	hen not executed		0.360		0.240		0.180		0.120
precision executed in per conductive status. A 500, 24 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 20 700, 4 500, 4 500, 4 500, 4 500, 4 500, 4		ANDED=		When	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	3.800	17.800
			precision	executed	In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	18.100

							Pro	ocessing	g Time (μs)		
Category	Instruction		Conditi	ion (Device)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02L	JCPU
					Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		5	W	hen not executed		0.360		0.240		0.180		0.120
	ORED=	Double	When	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.100	23.800
		precision	executed	In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.900	25.500
	LDED 4	Double	In	conductive status	4.700	37.400	4.700	37.400	4.700	37.400	5.100	23.500
	LDED<>	precision	In no	on-conductive status	4.700	37.400	4.700	37.400	4.700	37.400	4.200	22.600
		5	W	hen not executed		0.360		0.240		0.180		0.120
	ANDED<>	Double	When	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	18.800
		precision	executed	In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	18.700
		5	W	hen not executed		0.360		0.240		0.180		0.120
	ORED<>	Double	When	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.200
		precision	executed	In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.100	23.400
		Double	In	conductive status	4.700	37.400	4.700	37.400	4.700	37.400	5.100	25.100
	LDED>	precision	In no	on-conductive status	4.700	37.400	4.700	37.400	4.700	37.400	4.200	23.400
			W	hen not executed		0.360		0.240		0.180		0.120
	ANDED>	Double	When	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	19.500
		precision	executed	In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	19.700
			W	hen not executed		0.360		0.240		0.180		0.120
	ORED>	Double	When	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	24.200
		precision	executed	In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.900	25.800
		Double	In	conductive status	4.700	37.400	4.700	37.400	4.700	37.400	4.200	22.500
	LDED<=	precision		on-conductive status	4.700	37.400	4.700	37.400	4.700	37.400	4.200	13.500
		•	W	hen not executed		0.360		0.240		0.180		0.120
	ANDED<=	Double	When	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	19.600
		precision		In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	19.700
				hen not executed		0.360		0.240		0.180		0.120
Basic	ORED<=	Double	When	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	26.300
instruction		precision		In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.200
		Double		conductive status	4.700	37.400	4.700	37.400	4.700	37.400	5.100	25.000
	LDED<	precision		on-conductive status	4.700	37.400	4.700	37.400	4.700	37.400	4.200	24.100
		p. co.c.c.		hen not executed	00	0.360	00	0.240	00	0.180		0.120
	ANDED<	Double	When	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	19.400
	/ III DEB	precision		In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	19.700
				hen not executed	1.000	0.360	1.000	0.240	1.000	0.180	1.100	0.120
	ORED<	Double	When	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.100
	ORLD	precision	-	In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.100
		Double		conductive status	4.700	37.400	4.700	37.400	4.700	37.400	4.200	13.100
	LDED>=	precision		on-conductive status	4.700	37.400	4.700	37.400	4.700	37.400	4.300	13.100
		prodicion		hen not executed	1.700	0.360	1.700	0.240	1.700	0.180	1.000	0.120
	ANDED>=	Double	When	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	3.900	19.500
	/ (I I D L D	precision		In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	19.800
				hen not executed	4.000	0.360	4.000	0.240	4.000	0.180	4.100	0.120
	ORED>=	Double	When	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.100
	OKLD?-	precision		In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.200	18.500
				uctive status								
	LD\$=			nductive status	8.300 8.300	38.500 38.500	8.300 8.300	38.500 38.500	8.300 8.300	38.500 38.500	5.500	14.900 15.600
				not executed	0.300	0.360	0.300	0.240	0.300	0.180	5.500	0.120
	AND¢-		vviieii f	1	7 200		7 200		7 200		E 200	
	AND\$=	When e	nen executed In When not	In conductive status	7.200	37.300	7.200	37.300	7.200	37.300	5.200	13.800
				In non-conductive status	7.200	37.300	7.200	37.300	7.200	37.300	5.300	14.500
	OD¢-			1	7.500	0.360	7.500	0.240	7.500	0.180	F 500	0.120
	OR\$=	executed	In conductive status	7.500	36.600	7.500	36.600	7.500	36.600	5.500	14.900	
				In non-conductive status	7.500	36.600	7.500	36.600	7.500	36.600	5.300	14.600

						Pro	ocessin	g Time (µs)		
Category	Instruction	Condit	ion (Device)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02L	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	LD\$<>	In cond	uctive status	8.300	39.300	8.300	39.300	8.300	39.300	5.600	15.200
	LD\$\ /	In non-co	nductive status	8.300	39.300	8.300	39.300	8.300	39.300	5.600	15.400
		When r	not executed		0.360		0.240		0.180		0.120
	AND\$<>	When executed	In conductive status	8.000	38.200	8.000	38.200	8.000	38.200	4.300	21.500
		When executed	In non-conductive status	8.000	38.200	8.000	38.200	8.000	38.200	4.500	23.400
		When r	not executed		0.360		0.240		0.180		0.120
	OR\$< >	When executed	In conductive status	8.300	37.300	8.300	37.300	8.300	37.300	5.400	17.700
		When executed	In non-conductive status	8.300	37.300	8.300	37.300	8.300	37.300	5.300	19.400
	LD\$>	In cond	uctive status	8.300	41.600	8.300	41.600	8.300	41.600	6.400	19.200
	СБΨ	In non-co	nductive status	8.300	41.600	8.300	41.600	8.300	41.600	5.600	20.100
		When r	not executed		0.360		0.240		0.180		0.120
	AND\$>	When executed	In conductive status	8.000	38.100	8.000	38.100	8.000	38.100	4.500	15.400
		When executed	In non-conductive status	8.000	38.100	8.000	38.100	8.000	38.100	4.600	15.300
		When r	not executed		0.360		0.240		0.180		0.120
	OR\$>	When executed	In conductive status	8.200	35.700	8.200	35.700	8.200	35.700	5.400	20.000
		When executed	In non-conductive status	8.200	35.700	8.200	35.700	8.200	35.700	5.400	22.100
	LD\$<=	In cond	uctive status	8.300	39.200	8.300	39.200	8.300	39.200	5.800	12.800
	LDQ 1	In non-co	nductive status	8.300	39.200	8.300	39.200	8.300	39.200	6.300	13.900
		When r	not executed		0.360		0.240		0.180		0.120
Basic	AND\$<=	When executed	In conductive status	7.100	36.500	7.100	36.500	7.100	36.500	6.000	16.000
instruction	7.1100	Whom executed	In non-conductive status	7.100	36.500	7.100	36.500	7.100	36.500	6.100	16.200
		When r	not executed		0.360		0.240		0.180		0.120
	OR\$<=	When executed	In conductive status	7.400	35.600	7.400	35.600	7.400	35.600	4.700	14.600
			In non-conductive status	7.400	35.600	7.400	35.600	7.400	35.600	4.600	14.400
	LD\$<	In cond	uctive status	7.400	40.000	7.400	40.000	7.400	40.000	4.800	17.000
		In non-co	nductive status	7.400	40.000	7.400	40.000	7.400	40.000	5.500	18.000
		When r	not executed		0.360		0.240		0.180		0.120
	AND\$<	When executed	In conductive status	8.000	37.300	8.000	37.300	8.000	37.300	5.900	13.400
			In non-conductive status	8.000	37.300	8.000	37.300	8.000	37.300	6.200	14.500
		When r	not executed		0.360		0.240		0.180		0.120
	OR\$<	When executed	In conductive status	8.300	35.600	8.300	35.600	8.300	35.600	6.200	18.700
			In non-conductive status	8.300	35.600	8.300	35.600	8.300	35.600	5.400	19.700
	LD\$>=	In cond	uctive status	7.400	38.300	7.400	38.300	7.400	38.300	4.800	10.000
		In non-co	nductive status	7.400	38.300	7.400	38.300	7.400	38.300	5.500	11.200
		When r	not executed		0.360		0.240		0.180		0.120
	AND\$>=	When executed	In conductive status	7.200	37.300	7.200	37.300	7.200	37.300	4.400	21.600
		c. caddada	In non-conductive status	7.200	37.300	7.200	37.300	7.200	37.300	4.500	21.800
		When r	not executed		0.360		0.240		0.180		0.120
	OR\$>=	When executed	In conductive status	8.200	36.400	8.200	36.400	8.200	36.400	5.400	15.400
	OT W	When executed	In non-conductive status	8.200	36.400	8.200	36.400	8.200	36.400	5.300	15.300

						Pro	ocessing	g Time (µs)		
Category	Instruction	Co	ndition (Device)	Q00U	JCPU	Q00L	JCPU	Q01U	ICPU	Q02U	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	BKCMP = \$1 \$2 D n		n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	22.600
	BKCMP = 60 62 00 ft		n = 96	64.500	85.500	64.500	85.500	64.500	85.500	57.400	72.500
	BKCMP<> \$1 \$2 D n		n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	22.500
	BKCWF \> @ @ @ II		n = 96	66.600	87.500	66.600	87.500	66.600	87.500	59.500	74.500
	BKCMP> \$1 \$2 D n		n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	23.100
			n = 96	66.600	87.500	66.600	87.500	66.600	87.500	59.500	74.400
	BKCMP<= \$1 \$2 D n		n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	22.500
			n = 96 n = 1	64.500 15.300	85.500 36.100	64.500 15.300	85.500 36.100	64.500 15.300	85.500 36.100	57.400 8.300	72.400
	BKCMP< \$1 \$2 D n		n = 96	66.600	87.500	66.600	87.500	66.600	87.500	59.500	74.500
			n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	22.500
	BKCMP>= \$1 \$2 D n		n = 96	64.500	85.500	64.500	85.500	64.500	85.500	57.400	72.400
	0.00		n = 1	15.800	36.300	15.800	36.300	15.800	36.300	9.350	29.000
	DBKCMP = \$1 \$2 D n		n = 96	64.900	85.700	64.900	85.700	64.900	85.700	60.700	78.400
	DRIVOND - 60 60 60		n = 1	15.700	36.300	15.700	36.300	15.700	36.300	9.350	28.900
	DBKCMP<> \$1 \$2 D n		n = 96	67.000	87.700	67.000	87.700	67.000	87.700	62.500	80.300
	DBKCMP> \$1 \$2 D n		n = 1	15.800	36.300	15.800	36.300	15.800	36.300	9.350	29.000
	DBROWI > @ @ @ II		n = 96	67.000	87.700	67.000	87.700	67.000	87.700	62.600	80.300
	DBKCMP<= \$1 \$2 D n		n = 1	15.700	36.300	15.700	36.300	15.700	36.300	9.350	29.000
			n = 96	64.800	85.700	64.800	85.700	64.800	85.700	60.800	78.400
	DBKCMP< (\$1) (\$2) (D) n		n = 1	15.800	36.300	15.800	36.300	15.800	36.300	9.350	29.000
			n = 96 n = 1	67.000 15.700	87.700 36.300	67.000 15.700	87.700 36.300	67.000 15.700	87.700 36.300	9.300	80.400 29.000
	DBKCMP>= \$1 \$2 D n		n = 96	64.800	85.700	64.800	85.700	64.800	85.700	60.700	78.400
	DB + (S) (D)	,	When executed	5.750	13.300	5.750	13.300	5.750	13.300	4.900	7.500
Basic	DB + \$1 \$2 D		When executed	5.650	13.200	5.650	13.200	5.650	13.200	5.200	11.000
instruction	DB - S D		When executed	5.750	12.700	5.750	12.700	5.750	12.700	4.900	10.200
	DB - \$1 \$2 D	١	When executed	5.650	12.600	5.650	12.600	5.650	12.600	5.200	8.600
	DB * §1 §2 (D)	\	When executed	8.750	40.200	8.750	40.200	8.750	40.200	8.300	22.200
	DB/ §1 §2 D	١	When executed	5.750	21.500	5.750	21.500	5.750	21.500	6.100	19.200
	0.0	Double	(S) = 0, (D) = 0	4.500	26.700	4.500	26.700	4.500	26.700	4.800	16.800
	ED + S D	precision	S = 2 ¹⁰²³ , D = 2 ¹⁰²³	5.800	32.900	5.800	32.900	5.800	32.900	4.800	16.800
		Double	(S1) = 0, (S2) = 0	5.450	35.400	5.450	35.400	5.450	35.400	7.100	20.100
	ED + \$1 \$2 D	precision	$(3) = 2^{1023}, (3) = 2^{1023}$	6.750	41.400	6.750	41.400	6.750	41.400	7.100	20.100
		Double	S = 0, D = 0	5.200	25.900	5.200	25.900	5.200	25.900	5.000	17.300
	ED - S D	precision	- , -								
			\bigcirc = 2 ¹⁰²³ , \bigcirc = 2 ¹⁰²³	6.000	27.700	6.000	27.700	6.000	27.700	5.000	17.300
	ED - \$1 \$2 D	Double	§1) = 0, §2) = 0	5.550	32.900	5.550	32.900	5.550	32.900	6.000	16.300
		precision	§1) = 2^{1023} , §2) = 2^{1023}	5.750	33.900	5.750	33.900	5.750	33.900	6.000	16.300
	ED * \$1 \$2 D	Double	§1) = 0, §2) = 0	5.550	34.400	5.550	34.400	5.550	34.400	10.500	22.300
	ED , @) @ (i)	precision	$\mathfrak{S}\mathfrak{I} = 2^{1023}, \mathfrak{S}\mathfrak{D} = 2^{1023}$	5.950	39.100	5.950	39.100	5.950	39.100	10.500	22.300
	ED / 60 60 60	Double	$(51) = 2^{1023}, (52) = 2^{1023}$	8.050	44.200	8.050	44.200	8.050	44.200	7.500	27.200
	ED / §1 §2 D	precision	Sj) = 21020, S2) = 21020	6.030	44.200	6.030	44.200	6.030	44.200	7.500	27.200
	BK + \$1 \$2 D n		n = 1	13.500	28.500	13.500	28.500	13.500	28.500	12.100	19.700
			n = 96	63.100	78.200	63.100	78.200	63.100	78.200	61.700	69.300
	BK - \$1 \$2 D n		n = 1	13.500	28.500	13.500	28.500	13.500	28.500	12.100	20.600
			n = 96	63.100	78.200	63.100	78.200	63.100	78.200	61.700	70.200
	DBK + \$1 \$2 D n		n = 1 n = 96	10.100	24.200	10.100 59.800	24.200	10.100	24.200	7.050 59.400	19.200 68.900
			n = 96 n = 1	59.800 10.100	73.900 24.200	10.100	73.900 24.200	59.800 10.100	73.900	7.050	19.900
Γ	DBK - 🗐 🕯 🛈 n		n = 96	59.800	73.900	59.800	73.900	59.800	73.900	59.400	69.600
			55	55.500	, 5.500	55.500	, 5.500	55.500	, 5.500	UU.∓UU	55.550

				Processing Time (μs) Q00UJCPU Q00UCPU Q01UCPU Q02UCPU							
Category	Instruction	Cor	ndition (Device)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02L	JCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	\$ + S D			15.400	64.300	15.400	64.300	15.400	64.300	14.400	34.000
	\$ + \$1 \$2 D			19.700	71.000	19.700	71.000	19.700	71.000	9.200	22.900
		Double	(S) = 0	3.100	19.600	3.100	19.600	3.100	19.600	4.000	8.900
	FLTD	precision	S = 7FFF _H	3.350	19.900	3.350	19.900	3.350	19.900	3.400	9.000
		Double	S = 0	3.200	20.400	3.200	20.400	3.200	20.400	4.100	10.800
	DFLTD	precision	S = 7FFFFFF _H	3.450	20.500	3.450	20.500	3.450	20.500	3.600	10.800
	INTD	Double	S = 0	3.200	22.900	3.200	22.900	3.200	22.900	3.500	9.300
		precision	S = 32766.5	4.100	34.300	4.100	34.300	4.100	34.300	5.100	19.500
	DINTD	Double	S = 0	3.200	23.000	3.200	23.000	3.200	23.000	2.600	6.800
		precision	precision S = 1234567890.3		33.500	4.050	33.500	4.050	33.500	3.400	11.700
	DBL	W	When executed		5.900	3.300	5.900	3.300	5.900	2.700	3.800
	WORD	W	When executed		7.250	3.000	7.250	3.000	7.250	2.900	7.000
	GRY	V	/hen executed	3.350	7.500	3.350	7.500	3.350	7.500	2.700	6.100
	DGRY	W	/hen executed	3.000	7.200	3.000	7.200	3.000	7.200	2.900	4.600
	GBIN	V	/hen executed	4.600	9.700	4.600	9.700	4.600	9.700	4.000	8.200
	DGBIN NEG	W	/hen executed	5.550	10.700	5.550	10.700	5.550	10.700	5.500	8.000
		W	/hen executed	3.300	6.850	3.300	6.850	3.300	6.850	2.400	4.100
	DNEG	W	/hen executed	3.050	5.700	3.050	5.700	3.050	5.700	2.500	4.300
	ENEC	Flo	oating point = 0	3.100	7.350	3.100	7.350	3.100	7.350	2.500	3.400
	ENEG	Floa	Floating point = -1.0		11.700	3.350	11.700	3.350	11.700	2.700	4.500
	EDNICO	Flo	Floating point = 0		21.200	3.000	21.200	3.000	21.200	2.200	3.500
	EDNEG	Floating point = 0 Floating point = -1.0		3.100	22.900	3.100	22.900	3.100	22.900	2.400	3.500
	0.0	n = 1		8.700	27.600	8.700	27.600	8.700	27.600	9.700	22.000
	BKBCD (S) (D) n	n = 96		84.200	104.000	84.200	104.000	84.200	104.000	74.200	86.500
Basic		n = 1		8.450	28.100	8.450	28.100	8.450	28.100	8.900	16.300
instruction	BKBIN (S) (D) n		n = 96	56.100	75.800	56.100	75.800	56.100	75.800	58.500	65.100
	ECON			3.100	21.300	3.100	21.300	3.100	21.300	4.300	6.800
	EDCON			5.050	24.000	5.050	24.000	5.050	24.000	2.800	5.400
	EDMOV			2.900	22.900	2.900	22.900	2.900	22.900	3.200	7.800
	\$MOV		racter string to be ransferred = 0	6.250	30.100	6.250	30.100	6.250	30.100	4.500	13.900
	φίνιον		transferred = 0 Character string to be transferred = 32		39.300	15.500	39.300	15.500	39.300	15.400	17.500
	BXCH 01 02 n		n = 1	8.400	20.900	8.400	20.900	8.400	20.900	8.700	15.200
			n = 96	67.100	79.900	67.100	79.900	67.100	79.900	67.200	74.000
	SWAP			3.300	3.550	3.300	3.550	3.300	3.550	2.400	2.700
	GOEND				0.550		0.550		0.550		0.500
	DI			2.800	8.400	2.800	8.400	2.800	8.400	1.800	2.200
	EI			4.300	12.300	4.300	12.300	4.300	12.300	3.100	3.800
	IMASK			12.900	40.600	12.900	40.600	12.900	40.600	9.800	25.000
	IRET		_		1.000		1.000		1.000		1.000
	RFS X n		n = 1	7.500	26.500	7.500	26.500	7.500	26.500	4.300	16.100
	IN O X II		n = 96	11.400	30.400	11.400	30.400	11.400	30.400	11.400	23.700
	RFS Y n		n = 1	7.300	26.300	7.300	26.300	7.300	26.300	3.800	10.000
			n = 96	10.900	29.900	10.900	29.900	10.900	29.900	8.500	15.200
	UDCNT1		<u> </u>	1.500	7.100	1.500	7.100	1.500	7.100	1.000	2.000
	UDCNT2	CNT2 -		1.500	6.300	1.500	6.300	1.500	6.300	1.000	4.000
	TTMR		5.300	20.900	5.300	20.900	5.300	20.900	3.900	6.100	
	STMR			8.900	49.800	8.900	49.800	8.900	49.800	7.200	30.000
	ROTC		_	52.300	52.600	52.300	52.600	52.300	52.600	15.200	16.100
	RAMP			7.400	30.900	7.400	30.900	7.400	30.900	5.900	18.300
1											1

			Condition (Device)			Pr	ocessin	g Time (μ	ıs)			
Category	Instruction	Cor	dition (Device)	Q00U	JCPU	Q00L	ICPU	Q01L	JCPU	Q02L	ICPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Doois	PLSY		_	6.400	7.100	6.400	7.100	6.400	7.100	3.500	4.700	
Basic instruction	PWM		_	3.900	4.600	3.900	4.600	3.900	4.600	3.400	3.400	
IIISHUCHON	MTR		_	10.100	61.400	10.100	61.400	10.100	61.400	20.500	28.400	
	DIVAND OF OR		n = 1	13.600	28.500	13.600	28.500	13.600	28.500	12.100	20.100	
	BKAND 🕄 🕸 🛈 n		n = 96	63.200	78.200	63.200	78.200	63.200	78.200	57.400	63.200	
	21/22 (2) (3) (3)		n = 1	13.500	28.500	13.500	28.500	13.500	28.500	7.700	13.200	
	BKOR 🕄 🕄 D n		n = 96	63.100	78.200	63.100	78.200	63.100	78.200	57.400	62.800	
	BKXOR \$1 \$2 D n		n = 1	13.600	28.300	13.600	28.300	13.600	28.300	7.800	13.200	
	BKXOR ST SZ (D) n		n = 96	63.100	78.000	63.100	78.000	63.100	78.000	57.300	62.800	
	DIVAID (S) (S) (S)		n = 1	13.500	28.300	13.500	28.300	13.500	28.300	7.800	14.100	
	BKXNR 🗐 🥯 🛈 n		n = 96	63.100	78.000	63.100	78.000	63.100	78.000	57.400	62.900	
	DOED (I)		n = 1	5.050	21.100	5.050	21.100	5.050	21.100	3.700	6.300	
	BSFR D n		n = 96	9.000	34.800	9.000	34.800	9.000	34.800	10.200	12.800	
	DOEL O		n = 1	4.800	19.100	4.800	19.100	4.800	19.100	4.500	8.900	
	BSFL ① n		n = 96	8.550	34.300	8.550	34.300	8.550	34.300	10.100	14.300	
	CETDD (0) =4 =2	n1	= 16 / n2 = 1	10.300	46.500	10.300	46.500	10.300	46.500	8.800	43.400	
	SFTBR ① n1 n2	n1	= 16 / n2 = 15	10.300	46.400	10.300	46.400	10.300	46.400	8.750	43.400	
	OFTDI (D) =4 =0	n1	= 16 / n2 = 1	10.500	49.800	10.500	49.800	10.500	49.800	8.050	45.100	
	SFTBL ® n1 n2	n1	= 16 / n2 = 15	10.500	49.800	10.500	49.800	10.500	49.800	8.050	45.100	
	SFTWR D n1 n2	n1	= 16 / n2 = 1	7.950	24.000	7.950	24.000	7.950	24.000	6.500	22.800	
	SFTWR @ n1 n2	n1	= 16 / n2 = 15	7.950	24.100	7.950	24.100	7.950	24.100	6.500	22.800	
	SFTWL ® n1 n2	n1	= 16 / n2 = 1	8.700	23.600	8.700	23.600	8.700	23.600	7.350	23.600	
	SFTWL @ NT NZ	n1 =	n1 = 16 / n2 = 15		8.650	23.700	8.650	23.700	8.650	23.700	7.300	23.700
	DOET (I)		n = 1	4.550	4.750	4.550	4.750	4.550	4.750	3.000	3.400	
	BSET [®] n	n = 15		4.550	4.750	4.550	4.750	4.550	4.750	3.000	3.500	
	DDOT (D)	n = 1		4.600	4.750	4.600	4.750	4.600	4.750	3.000	3.400	
	BRST ① n	n = 15		4.600	4.750	4.600	4.750	4.600	4.750	3.000	3.400	
Application	TEST	When executed		7.250	13.200	7.250	13.200	7.250	13.200	4.400	6.900	
instruction	DTEST	W	hen executed	6.950	12.900	6.950	12.900	6.950	12.900	4.500	7.000	
	BKRST ① n		n = 1	7.350	11.600	7.350	11.600	7.350	11.600	4.300	5.200	
	BKKS1 @ fi		n = 96	10.100	22.600	10.100	22.600	10.100	22.600	6.500	13.200	
		n = 1	All match	6.650	6.800	6.650	6.800	6.650	6.800	5.000	5.300	
	SER \$1 \$2 D n	-	None match	6.650	6.800	6.650	6.800	6.650	6.800	5.000	5.300	
	SER OF OF IT	n = 96	All match	34.000	42.300	34.000	42.300	34.000	42.300	32.300	35.900	
		11 – 30	None match	34.000	42.300	34.000	42.300	34.000	42.300	32.400	35.900	
		n = 1	All match	8.000	16.300	8.000	16.300	8.000	16.300	6.800	10.200	
	DSER \$1 \$2 D n		None match	8.000	16.300	8.000	16.300	8.000	16.300	6.800	10.200	
	DSLK 6) 62 6 II	n = 96	All match	54.100	62.600	54.100	62.600	54.100	62.600	52.800	56.300	
		11 00	None match	54.100	62.600	54.100	62.600	54.100	62.600	52.800	56.300	
			S = 0	4.100	4.200	4.100	4.200	4.100	4.200	3.700	4.100	
	DSUM ® D	(S)	= FFFFFFFF _H	4.100	4.200	4.100	4.200	4.100	4.200	3.800	4.100	
			n = 2	8.850	23.000	8.850	23.000	8.850	23.000	6.000	16.400	
	DECO S D n		n = 8	13.600	36.600	13.600	36.600	13.600	36.600	8.100	15.200	
			M1 = ON	7.650	11.900	7.650	11.900	7.650	11.900	5.300	6.300	
		n = 2	M4 = ON	7.500	11.700	7.500	11.700	7.500	11.700	5.200	6.200	
	ENCO S D n		M1 = ON	14.600	27.800	14.600	27.800	14.600	27.800	10.400	17.900	
		n = 8	M256 = ON	10.600	23.700	10.600	23.700	10.600	23.700	5.700	13.300	
			n = 1	6.500	14.800	6.500	14.800	6.500	14.800	5.000	10.900	
	DIS S D n		n = 4	6.900	15.200	6.900	15.200	6.900	15.200	5.400	11.300	
	_		n = 1	6.800	15.100	6.800	15.100	6.800	15.100	5.500	8.900	
	UNI S D n		n = 4	7.500	15.900	7.500	15.900	7.500	15.900	6.200	9.600	
	NDIS	١٨.	hen executed	4.750	18.700	4.750	18.700	4.750	18.700	11.000	16.300	
	NUNI		hen executed	4.750	18.700	4.750	18.700	4.750	18.700	10.600	16.000	
	1	L **		100	. 5., 60	00	. 5., 00	00	. 5., 60	. 5.555	. 5.550	

					Pr	ocessin	g Time (բ	ıs)		
Category	Instruction	Condition (Device)	Q00U	JCPU	Q00l	JCPU	Q01l	JCPU	Q02L	JCPU
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	MITOD (S) (S)	n = 1	6.600	14.900	6.600	14.900	6.600	14.900	5.000	6.500
	WTOB S D n	n = 96	37.700	46.100	37.700	46.100	37.700	46.100	36.000	38.400
	DTOM (S) (S)	n = 1	7.350	15.600	7.350	15.600	7.350	15.600	5.100	6.100
	BTOW S D n	n = 96	32.100	40.500	32.100	40.500	32.100	40.500	29.900	32.000
	MAX ® ® n	n = 1	8.250	24.900	8.250	24.900	8.250	24.900	4.300	6.900
	MAXSUN	n = 96	34.200	51.600	34.200	51.600	34.200	51.600	32.000	34.300
	MIN S D n	n = 1	8.250	24.800	8.250	24.800	8.250	24.800	4.400	6.800
		n = 96	34.200	51.600	34.200	51.600	34.200	51.600	30.300	34.800
	DMAX S D n	n = 1	6.800	34.900	6.800	34.900	6.800	34.900	4.800	14.200
	DMAX S U n	n = 96	60.300	89.200	60.300	89.200	60.300	89.200	56.400	68.000
	DMIN S D n	n = 1	7.600	35.700	7.600	35.700	7.600	35.700	4.800	9.300
		n = 96	59.400	90.000	59.400	90.000	59.400	90.000	55.400	62.800
	SORT \$1 n \$2 01 02	n = 1, 🗐 = 1	9.400	28.900	9.400	28.900	9.400	28.900	6.200	24.900
	SORT Syn Sz Uj Uz	n = 96, 🗐 = 16	31.500	74.000	31.500	74.000	31.500	74.000	27.500	70.100
		n = 1, 🗐 = 1	9.400	29.000	9.400	29.000	9.400	29.000	6.200	25.900
	DSORT (5) n (2) (0) (0)	n = 96, 🗐 = 16	37.800	81.000	37.800	81.000	37.800	81.000	33.100	78.900
	WSUM S D n	n = 1	6.700	15.000	6.700	15.000	6.700	15.000	4.800	6.200
	WSUM S U n	n = 96	28.900	37.100	28.900	37.100	28.900	37.100	26.900	28.700
	DWSUM ® ® n	n = 1	8.600	26.800	8.600	26.800	8.600	26.800	5.500	7.000
Application	DWSUM @ D II	n = 96	56.200	74.700	56.200	74.700	56.200	74.700	53.000	56.300
instruction	MEAN S D n	n = 1	5.850	19.800	5.850	19.800	5.850	19.800	4.300	17.300
	MEANSON	n = 96	17.300	38.200	17.300	38.200	17.300	38.200	16.000	35.500
	DMEAN S D n	n = 1	6.900	23.300	6.900	23.300	6.900	23.300	5.750	21.900
	DIVIEAN & U II	n = 96	29.400	49.900	29.400	49.900	29.400	49.900	29.200	48.600
	NEXT	_	1.000	1.100	1.000	1.100	1.000	1.100	0.980	1.400
	BREAK	_	4.700	25.000	4.700	25.000	4.700	25.000	21.300	17.900
	RET	Return to original program	4.100	19.500	4.100	19.500	4.100	19.500	2.000	3.000
	IVE I	Return to other program	4.700	16.700	4.700	16.700	4.700	16.700	2.300	4.900
	FCALL Pn	Internal file pointer	5.400	5.400	5.400	5.400	5.400	5.400	3.300	5.300
	T O/ILL T II	Common pointer	7.600	30.500	7.600	30.500	7.600	30.500	4.900	6.600
	FCALL Pn 🗐 to 🗐	_	50.400	62.700	50.400	62.700	50.400	62.700	19.800	23.700
	ECALL * Pn	_	105 000	214.000	105 000	214.000	105 000	214.000	75 700	134.000
	*: Program name	_	100.000	214.000	103.000	214.000	103.000	214.000	75.700	134.000
	ECALL * Pn 🗐 to 🗐		164.000	271.000	164.000	271.000	164.000	271.000	109 000	173.000
	*: Program name	-	10-7.000	27 1.000	104.000	27 1.000	104.000	271.000	109.000	173.000
	EFCALL * Pn		105.000	214.000	105.000	214.000	105.000	244.000	76 000	124 000
	*: Program name	_	105.000	214.000	105.000	214.000	105.000	214.000	76.200	134.000
	EFCALL * Pn 🗐 to 👀	_	164.000	271.000	164.000	271.000	164.000	271.000	90.500	170.000
	*: Program name		15 7.000		101.000		101.000			170.000
	XCALL	_	5.100	6.700	5.100	6.700	5.100	6.700	3.800	6.400

					Processing Time (μs)					
Category	Instruction	Condition (Device)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02l	JCPU
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		When selecting I/O refresh only	18.100	89.100	18.100	89.100	18.100	89.100	12.800	79.000
		When selecting CC-Link refresh	22 200	122 000	33.300	122 000	22 200	122.000	24.000	110 000
		only (master station side)	33.300	132.000	33.300	132.000	33.300	132.000	24.900	119.000
		When selecting CC-Link refresh		400.000		400.000		400.000	0.4.000	440.000
		only (local station side)	33.300	132.000	33.300	132.000	33.300	132.000	24.900	119.000
		When selecting MELSECNET/								
		H refresh only (Control station								
		side)	70.000	004 000	70.000	004 000	70.000	004 000	54.000	040.000
		When selecting CC-Link IE	78.600	231.000	78.600	231.000	78.600	231.000	54.000	212.000
		Controller Network refresh only								
		(Control station side)								
		When selecting MELSECNET/								
		H refresh only (Normal station								
		side)	78 600	231.000	78.600	231 000	78 600	231 000	54 000	212 000
		When selecting CC-Link IE	70.000	201.000	70.000	201.000	70.000	201.000	01.000	212.000
		Controller Network refresh only								
		(Normal station side)								
	COM	When selecting CC-Link IE Field								
	CCOM	Network refresh only (master	32.000	127.000	32.000	127.000	32.000	127.000	22.000	118.000
		station side)								
		When selecting CC-Link IE Field								
		Network refresh only (local station	32.000	127.000	32.000	127.000	32.000	127.000	22.000	118.000
		side)								
		When selecting intelli auto refresh	18.100	89.000	18.100	89.000	18.100	89.000	12.800	79.000
		only								
		When selecting I/O outside the	15.700	71.600	15.700	71.600	89.100 18.100 89.100 12.800 132.000 33.300 132.000 24.900 1 132.000 33.300 132.000 24.900 1 231.000 78.600 231.000 54.000 2 127.000 32.000 127.000 22.000 1 127.000 32.000 127.000 22.000 1 89.000 18.100 89.000 12.800 1 152.000 40.200 152.000 26.300 1 153.000 45.800 153.000 26.100 1 45.000 7.500 14.200 3.800 1 45.000 7.500 15.600 4.400 1 45.000 37.000 45.000 33.500 1 45.000 7.500 15.600 4.400 1 45.000 37.000 45.000 33.500 1 45.600 7.600 15.600 4.400 1 45.000 37.000 45.000 33.500 1 45.600 7.600 <td< td=""><td>76.500</td></td<>	76.500		
Application		group only (Input only) When selecting I/O outside the								
instruction		group only (Output only)	40.200	152.000	40.200	152.000	40.200	152.000	26.300	135.000
		When selecting I/O outside the								
		group only (Both I/O)	45.800	153.000	45.800	153.000	45.800	153.000	26.100	135.000
		When selecting refresh of multiple								
		CPU high speed transmission								
		area only								
		When selecting communication								
		with external devices only	18.200	89.000	18.200	89.000	18.200	89.000	7.250	54.300
		Number of data points = 0	6.100	14.200	6.100	14.200	6.100	14.200	3.700	10.100
	FIFW	Number of data points = 96	6.100	14.200	6.100	14.200	6.100	14.200	3.800	5.200
	EIED	Number of data points = 0	7.500	15.600	7.500	15.600	7.500	15.600	4.400	5.800
	FIFR	Number of data points = 96	37.000	45.000	37.000	45.000	37.000	45.000	33.500	35.200
	EDOD	Number of data points = 0	7.600	15.600	7.600	15.600	7.600	15.600	4.400	10.800
	FPOP	Number of data points = 96	7.600	15.600	7.600	15.600	7.600	15.600	4.400	10.800
	FINS	Number of data points = 0	6.900	15.000	6.900	15.000	6.900	15.000	5.000	10.700
	FINS	Number of data points = 96	36.600	44.700	36.600	44.700	36.600	44.700	4.400	10.900
	FDEL	Number of data points = 0	8.000	16.100	8.000	16.100	8.000	16.100	4.900	11.300
	I DEL	Number of data points = 96	37.300	45.500	37.300	45.500	37.300	45.500	34.200	35.900
	EDOM =4 =0 (0) = 0	n3 = 1	17.400	74.700	17.400	74.700	17.400	74.700	12.100	71.300
	FROM n1 n2 D n3	n3 = 1000	406.000	498.500	406.000	498.500	406.000	498.500	402.600	495.100
	DEDO =1 =2 (D) =2	n3 = 1	19.600	85.600	19.600	85.600	19.600	85.600	14.600	81.800
	DFRO n1 n2 [®] n3	n3 = 500	406.000	498.500	406.000	498.500	406.000	498.500	402.600	495.100
	TO n1 =0 @ =0	n3 = 1	16.400	69.600	16.400	69.600	16.400	69.600	11.700	63.400
	TO n1 n2 S n3	n3 = 1000	381.300	471.200	381.300	471.200	381.300	471.200	375.900	464.300
	DTO =4 =2 0 =2	n3 = 1	18.600	85.100	18.600	85.100	18.600	85.100	14.200	78.500
	DTO n1 n2 S n3	n3 = 500	381.300	471.200	381.300	471.200	381.300	471.200	375.900	464.300
	B10111112 @ 110									

					Pr	ocessin	g Time (բ	ıs)		
Category	Instruction	Condition (Device)	Q00U	JCPU	Q00l	JCPU	Q01L	JCPU	Q02l	JCPU
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		No display \rightarrow no display	1.500	7.100	1.500	7.100	1.500	7.100	5.100	5.100
	LEDR	LED instruction execution → no display	38.900	109.000	38.900	109.000	38.900	109.000	35.700	89.200
	0.0	<u>(S)</u> = 1	5.600	13.900	5.600	13.900	5.600	13.900	4.900	6.500
	BINDA S D	© = -32768	7.800	16.200	7.800	16.200	7.800	16.200	7.200	8.700
		<u> </u>	6.200	14.500	6.200	14.500	6.200	14.500	5.700	7.100
	DBINDA S D	© = -2147483648	11.000	19.200	11.000	19.200	11.000	19.200	10.400	12.200
		(S) = 1	5.050	13.400	5.050	13.400	5.050	13.400	4.400	5.900
	BINHA ® ®	S = FFFF _H	5.050	13.400	5.050	13.400	5.050	13.400	4.400	5.800
		(S) = 1	5.600	13.900	5.600	13.900	5.600	13.900	5.200	6.700
	DBINHA S D	S = FFFFFFF _H	5.600	13.900	5.600	13.900	5.600	13.900	5.100	6.500
		© = 1	4.850	13.200	4.850	13.200	4.850	13.200	4.300	5.800
	BCDDA S D	(S) = 1 (S) = 9999								
		9	5.300	13.600	5.300	13.600	5.300	13.600	4.700	6.100
	DBCDDA S D	<u>S</u> = 1	5.300	13.600	5.300	13.600	5.300	13.600	4.800	6.300
		S = 99999999	6.200	14.500	6.200	14.500	6.200	14.500	5.600	7.100
	DABIN S D	<u> </u>	7.000	18.500	7.000	18.500	7.000	18.500	6.500	9.000
	DABIN © ©	S = -32768	6.950	18.500	6.950	18.500	6.950	18.500	6.300	8.900
		<u> </u>	9.450	21.000	9.450	21.000	9.450	21.000	9.400	12.000
	DDABIN (S) (D)	S = -2147483648	9.450	21.000	9.450	21.000	9.450	21.000	9.100	11.600
		<u>(S)</u> = 1	5.650	17.100	5.650	17.100	5.650	17.100	4.900	7.500
	HABIN S D	S = FFFF _H	5.750	17.300	5.750	17.300	5.750	17.300	5.100	8.100
Application instruction		<u>(S)</u> = 1	6.800	18.200	6.800	18.200	6.800	18.200	6.000	8.500
monuclion	DHABIN (S) (D)	S = FFFFFFF _H	7.100	18.600	7.100	18.600	7.100	18.600	6.300	8.900
	DADOD (() ()	<u>S</u> = 1	5.650	17.200	5.650	17.200	5.650	17.200	5.000	7.500
	DABCD S D	S = 9999	5.700	17.200	5.700	17.200	5.700	17.200	5.000	7.500
		<u> </u>	6.850	18.300	6.850	18.300	6.850	18.300	6.200	8.800
	DDABCD (S) (D)	S = 99999999	6.850	18.300	6.850	18.300	6.850	18.300	6.200	8.800
	COMRD	_	185.000	188.000	185.000	188.000	185.000	188.000	97.300	97.400
	LEN	1 character	4.700	16.200	4.700	16.200	4.700	16.200	4.100	6.600
		96 characters	20.600	32.900	20.600	32.900	20.600	32.900	19.800	22.400
	STR	_	9.800	36.500	9.800	36.500	9.800	36.500	6.900	14.400
	DSTR VAL	_	12.100 12.200	40.400 40.900	12.100 12.200	40.400 40.900	12.100 12.200	40.400 40.900	10.200 9.800	20.800
	DVAL		19.400	45.600	19.400	45.600	19.400	45.600	14.000	33.100
	ESTR		29.700	87.800	29.700	87.800	29.700	87.800	22.100	52.400
		Decimal point format all 2-digit specification	23.900	70.400	23.900	70.400	23.900	70.400	23.300	36.500
	EVAL	Exponent format all 6-digit specification	23.700	70.300	23.700	70.300	23.700	70.300	23.300	36.400
	460 @ @ :	n = 1	10.200	41.800	10.200	41.800	10.200	41.800	5.600	19.700
	ASC ® ® n	n = 96	31.900	66.600	31.900	66.600	31.900	66.600	30.200	44.700
	HEX S D n	n = 1	8.600	43.400	8.600	43.400	8.600	43.400	7.500	23.100
		n = 96	77.100	115.000	77.100	115.000	77.100	115.000	37.500	53.300
	RIGHT S D n	n = 1	10.900	29.600	10.900	29.600	10.900	29.600	7.600	11.400
		n = 96	41.400	60.300	41.400	60.300	41.400	60.300	36.300	46.000
	LEFT S D n	n = 1 n = 96	10.600 41.300	29.300 60.200	10.600 41.300	29.300 60.200	10.600 41.300	29.300 60.200	6.500 36.200	16.100 46.200
		11 – 30	41.300	00.200	71.300	00.200	71.300	00.200	30.200	70.200

						Pr	ocessing	յ Time (բ	ıs)		
Category	Instruction	Cor	ndition (Device)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02L	JCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	MIDR			11.700	30.600	11.700	30.600	11.700	30.600	9.500	19.100
	MIDW			12.400	24.000	12.400	24.000	12.400	24.000	10.300	18.200
			No match	22.000	38.200	22.000	38.200	22.000	38.200	19.300	29.000
	INSTR	Match	Head	13.300	29.600	13.300	29.600	13.300	29.600	10.300	20.000
		Water	End	21.900	38.100	21.900	38.100	21.900	38.100	51.100	60.800
	EMOD			11.600	24.000	11.600	24.000	11.600	24.000	10.300	15.300
	EREXP			19.700	28.000	19.700	28.000	19.700	28.000	19.300	22.300
		S = 1	28 / D = 40 / n = 1	47.000	102.000	47.000	102.000	47.000	102.000	44.300	96.700
	STRINS ® D n	S = 12	28 / D = 40 / n = 48	70.100	134.000	70.100	134.000	70.100	134.000	58.800	112.000
	STRDEL S D n	S = 1	28 / D = 40 / n = 1	46.400	93.600	46.400	93.600	46.400	93.600	39.000	78.100
	STRDEL & UT	S = 12	28 / D = 40 / n = 48	44.500	70.600	44.500	70.600	44.500	70.600	36.000	69.200
	SIN	S	ingle precision	6.400	13.900	6.400	13.900	6.400	13.900	4.500	9.900
	COS	S	ngle precision	6.100	13.500	6.100	13.500	6.100	13.500	4.300	8.200
	TAN	S	ingle precision	8.300	15.000	8.300	15.000	8.300	15.000	5.100	7.200
	ASIN	S	ingle precision	7.300	15.600	7.300	15.600	7.300	15.600	6.100	13.700
	ACOS	S	ingle precision	8.100	16.500	8.100	16.500	8.100	16.500	6.800	11.100
	ATAN	S	ingle precision	5.350	12.000	5.350	12.000	5.350	12.000	4.000	6.900
	SIND	Do	ouble precision	13.400	51.300	13.400	51.300	13.400	51.300	9.600	26.000
	COSD	Do	ouble precision	14.700	51.700	14.700	51.700	14.700	51.700	10.000	26.900
	TAND	Do	ouble precision	17.400	54.400	17.400	54.400	17.400	54.400	11.400	25.300
	ASIND	Do	ouble precision	22.600	60.300	22.600	60.300	22.600	60.300	12.100	30.800
	ACOSD	Do	ouble precision	19.700	60.000	19.700	60.000	19.700	60.000	11.700	28.000
	ATAND	Do	ouble precision	15.000	51.800	15.000	51.800	15.000	51.800	9.700	22.000
	RAD		ingle precision	3.200	10.300	3.200	10.300	3.200	10.300	2.500	4.800
	RADD		ouble precision	5.200	43.100	5.200	43.100	5.200	43.100	4.100	16.400
Application	DEG		ingle precision	3.200	11.500	3.200	11.500	3.200	11.500	2.500	4.700
instruction	DEGD		ouble precision	5.150	43.800	5.150	43.800	5.150	43.800	5.000	18.100
	SQR		ingle precision	3.900	12.300	3.900	12.300	3.900	12.300	3.500	9.300
	SQRD		ouble precision	7.000	45.700	7.000	45.700	7.000	45.700	5.700	25.400
			S = -10	6.350	13.800	6.350	13.800	6.350	13.800	4.000	13.000
	EXP S D	Single precision	S = 1	6.350	13.800	6.350	13.800	6.350	13.800	4.000	13.000
		<u> </u>	S = -10	15.800	52.700	15.800	52.700	15.800	52.700	8.800	27.600
	EXPD ® D	Double precision									
		prodictori	<u>S</u> = 1	15.400	52.500	15.400	52.500	15.400	52.500	8.500	27.300
	LOG®®	Single	S = 1	5.800	14.900	5.800	14.900	5.800	14.900	4.100	8.100
	200 @ @	precision	S = 10	7.450	16.500	7.450	16.500	7.450	16.500	6.200	10.300
	LOGD®D	Double	S = 1	11.000	48.900	11.000	48.900	11.000	48.900	9.500	28.300
	LOOD	precision	S = 10	12.600	51.300	12.600	51.300	12.600	51.300	11.100	29.900
	RND			1.950	5.450	1.950	5.450	1.950	5.450	1.200	2.300
	SRND			2.750	4.550	2.750	4.550	2.750	4.550	1.400	2.400
			S = 0	2.500	6.800	2.500	6.800	2.500	6.800	1.800	3.300
	BSQR (S) (D)		S = 9999	6.400	15.500	6.400	15.500	6.400	15.500	5.100	8.800
			S = 0	2.600	6.050	2.600	6.050	2.600	6.050	1.900	3.700
	BDSQR (S) (D)	(9	s) = 99999999	8.450	17.600	8.450	17.600	8.450	17.600	7.500	10.900
	BSIN			11.500	32.800	11.500	32.800	11.500	32.800	8.700	20.200
	BCOS		_	10.400	32.500	10.400	32.500	10.400	32.500	7.800	14.400
	BTAN			12.100	33.700	12.100	33.700	12.100	33.700	9.000	17.000
	BASIN			13.300	32.800	13.300	32.800	13.300	32.800	12.200	15.100
	BACOS			13.400	33.700	13.400	33.700	13.400	33.700	13.100	14.900
	BATAN			12.600	31.400	12.600	31.400	12.600	31.400	11.400	15.700
	1	1						500	1		00

						Pr	ocessin	յ Time (բ	ıs)		
Category	Instruction	Con	dition (Device)	Q00U	JCPU	Q00L	ICPU	Q01L	JCPU	Q02L	JCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	POW (5) (2) (D)	Single precision	\$1 = 12.3 E + 5 \$2 = 3.45 E + 0	12.200	22.100	12.200	22.100	12.200	22.100	8.950	19.500
	POWD \$1 \$2 D	Double precision	\$1 = 12.3 E + 5 \$2 = 3.45 E + 0	27.300	61.000	27.300	61.000	27.300	61.000	19.400	55.200
	LOG10	Si	ngle precision	8.200	16.500	8.200	16.500	8.200	16.500	5.950	14.800
	LOG10D		puble precision	15.100	48.000	15.100	48.000			12.400	46.500
	LIMIT		_	5.350	5.500	5.350	5.500	5.350	5.500	5.200	5.400
	DLIMIT		_	6.000	6.150	6.000	6.150	6.000	6.150	5.700	5.900
	BAND		_	5.450	12.400	5.450	12.400	5.450	12.400	5.400	6.300
	DBAND			6.050	11.900	6.050	11.900	6.050	11.900	5.800	6.900
	ZONE			6.250	10.700	6.250	10.700	6.250	10.700	5.200	11.100
	DZONE			6.000	11.900	6.000	11.900	6.000	11.900	5.700	10.800
		SM750	Point No.1 < 🗐 < Point No.2	14.900	50.100	14.900	50.100	14.900	50.100	14.700	48.000
		= ON	Point No.9 < §1 < Point No.10	15.800	50.900	15.800	50.900	15.800	50.900	19.600	50.400
	SCL (S) (S) (D)	SM750	Point No.1 < 🗐 < Point No.2	13.900	53.100	13.900	53.100	13.900	2.200	13.700	51.000
		= OFF	Point No.9 < §1 < Point No.10	16.600	56.600	16.600	56.600	Q01UCI Min. I 12.200 2 27.300 6 8.200 1 15.100 2 5.350 6 6.000 5 6.050 6 6.050 6 6.050 6 15.800 5 15.800 5 13.900 5 13.400 5 14.200 5 14.200 5 14.900 5 15.000 5 14.200 5 15.300 5 14.200 5 15.300 5 14.200 5 12.300 5	56.600	20.400	56.200
Application		SM750	Point No.1 < 🗐 < Point No.2	13.400	52.400	13.400	52.400	13.400	52.400	12.800	50.300
instruction		= ON	Point No.9 < \$1 < Point No.10	14.200	54.100	14.200	54.100	14.200	54.100	17.300	53.500
	DSCL (SI) (SI) (D)	SM750	Point No.1 < 🗐 < Point No.2	12.300	53.200	12.300	53.200	0 6.250 10. 0 6.000 11. 0 14.900 50. 0 15.800 50. 0 13.900 53. 0 16.600 56. 0 13.400 52. 0 14.200 54. 0 15.000 57. 0 14.900 55.	53.200	11.500	51.100
	DSCL (§1) (§2) (D)	= OFF	Point No.9 < §1 < Point No.10	15.000	57.600	15.000	57.600	15.000	57.600	18.100	57.100
		SM750	Point No.1 < 🗐 < Point No.2	14.200	53.300	14.200	53.300	14.200	53.300	13.200	51.200
		= ON	Point No.9 < 🗐 < Point No.10	Point No.1 < \$1 < 13.400	55.000	18.000	54.500				
	SCL2 (51) (52) (10)	SM750	Point No.1 < 🗐 < Point No.2		15.000	53.500	14.000	51.300			
		SM750 = OFF	Point No.9 < 🗐 < Point No.10	16.300	56.400	16.300	56.400	16.300	56.400	19.300	55.800
		Point No.10 Point No.1 < (5) < 13.400 52.700 13.400 52.70 Point No.2		13.400	52.700	13.400	52.700	13.400	52.700	13.100	50.500
			54.300	14.200	54.300	18.100	53.700				
	DSCL2 (S) (S) (D)	SM750	Point No.1 < 🗐 < Point No.2	12.300	53.200	12.300	53.200	12.300	53.200	12.100	51.000
		= OFF	Point No.9 < §1 < Point No.10	15.000	57.600	15.000	57.600	15.000	57.600	18.900	57.100

Category							rocessing		-			
Category	Instruction	Condit	tion (Device)	Q00U.	JCPU	Q00U	ICPU	Q01U	ICPU	Q02L	JCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
	RSET		ndard RAM	6.800	26.900	6.800	26.900	6.800	26.900	3.000	16.400	
			RAM card		_	_		_		3.000	16.400	
	QDRSET		to standard RAM		_					230.000	327.000	
			AM to SRAM card						_	997.000	1066.000	
	QCDSET		to standard ROM		_		_	_	_	525.000	690.000	
	DATERR	Standard R	OM to SRAM card						-	490.000	655.000	
	DATERD DATEWR		_	5.600	27.800	5.600	27.800	5.600	27.800	5.100	14.700	
	DATEWR	No di	git increase	7.800 14.200	42.100 41.200	7.800 14.200	42.100 41.200	7.800 14.200	42.100 41.200	7.100 6.500	23.000 13.100	
	DATE +		it increase	14.200	41.200	14.200	41.200	14.200	41.200	5.700	21.200	
		_	git increase	15.100	41.200	15.100	41.200	15.100	41.200	6.500	11.500	
	DATE -		it increase	15.100	41.200	15.100	41.200	15.100	41.200	5.700	17.200	
	SECOND	Digi		5.800	20.500	5.800	20.500	5.800	20.500	2.600	5.900	
	HOUR			6.200	22.500	6.200	22.500	6.200	22.500	3.000	5.300	
		Comparison	In conductive	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
		of specified date	status In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	8.200	25.500	
	LDDT =	Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
Application instruction		When	not executed	· ·	0.480	<u> </u>	0.320	<u> </u>	0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400	
	ANDDT=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		When	not executed		0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300	
	ORDT=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
	LDDT <>	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
L	[[]]	<> Comparison	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		of current date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	

Category In						Р	Processing Time (µs)					
Category	Instruction	Condit	ion (Device)	Q00U	JCPU	Q00U	ICPU	Q01L	ICPU	Q02U	ICPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		When	not executed		0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400	
	ANDDT<>	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		When	not executed		0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300	
	ORDT<>	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
	LDDT>	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
Application		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
instruction		When not executed			0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	8.200	25.500	7.200	23.400	
	ANDDT>	date	In non-conductive status	8.200	25.500	8.200	25.500	8.200	25.500	7.200	23.400	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		When	not executed		0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	8.200	25.500	7.400	23.300	
	ORDT>	date	In non-conductive status	8.200	25.500	8.200	25.500	8.200	25.500	7.400	23.300	
		Comparison of current status 8.200 25.500 25.500 23.100	6.500	23.100	6.500	23.100	5.900	22.000				
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
	LDDT<=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	

				Processing Time (μs)							
Category	Instruction	Condit	ion (Device)	Q00U.	JCPU	Q00U	ICPU	Q01L	ICPU	Q02U	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		When	not executed		0.480		0.320		0.240		0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
	ANDDT<=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		When	not executed		0.480		0.320		0.240		0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
	ORDT<=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
	LDDT<	Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
	LDDT<	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
	LDD1<	Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
Application		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
instruction		When	not executed		0.480		0.320		0.240		0.160
		Comparison of specified -	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
	ANDDT<		In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		vvnen	not executed		0.480		0.320		0.240		0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
	ORDT<	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
	LDDT>=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200

Category In						Р	Processing Time (µs)					
Category	Instruction	Condit	ion (Device)	Q00U	JCPU	Q00U	ICPU	Q01L	JCPU	Q02U	CPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		When	not executed		0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400	
	ANDDT>=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		When	not executed		0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300	
	ORDT>=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
	LDTM=	date	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	25.500 7.300 25.500 7.300 23.100 5.900 23.100 5.900 0.240	22.100	
Application		date	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
instruction	_	When not executed			0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
	ANDTM=	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		vvhen	not executed	1	0.480	1	0.320	1	0.240	1	0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200	
	ORTM=	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200	
		Comparison of current	In conductive status	tatus 8.200 25.500 8.200 25.500 and active 6.500 23.100 6.500 23.100	6.500	23.100	5.900	22.000				
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
	LDTM<>	clock	In non-conductive status In conductive	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
		Comparison of current	status In non-conductive	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
		clock	status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	

Category				Processing Time (µs) Q00UJCPU Q00UCPU Q01UCF				·			
Category	Instruction	Condit	ion (Device)	Q00U	JCPU			Q01L	ICPU	Q02U	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		When	not executed		0.480		0.320		0.240		0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
	ANDTM<>	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
		When	not executed		0.480		0.320		0.240		0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
	ORTM<>	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
	LDTM>	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
Application			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
instruction		When not executed			0.480		0.320		0.240		0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
	ANDTM>	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
		vvnen	not executed		0.480		0.320		0.240		0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
	ORTM>	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
L	LDTM<=	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100

Category In						Р	rocessing Time (µs)					
Category	Instruction	Condit	ion (Device)	Q00U	JCPU	Q00U	ICPU	Q01L	ICPU	Q02U	CPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		When	not executed		0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
	ANDTM<=	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		When	not executed		0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200	
	ORTM<=	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
	LDTM<	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
Application		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
instruction		When not executed			0.480		0.320		0.240		0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
	ANDTM<	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		vvhen	not executed	1	0.480	1	0.320		0.240	1	0.160	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200	
	ORTM<	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
	LDTM>=	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	

						Processing Time (μs) Q00UCPU Q01UCPU					
Application instruction	Instruction	Condit	ion (Device)	Q00U	JCPU	Q00U	JCPU	Q01L	JCPU	Q02U	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		When	not executed		0.480	'	0.320		0.240	'	0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
	ANDTM>=	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
		When	not executed		0.480		0.320		0.240		0.160
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
	ORTM>=	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
		Comparison of current	In conductive status	6.500	23.100	6.500	00 23.100 00 23.100 50 51.000	6.500	23.100	5.900	22.100
Application instruction	S DATEDD	clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
instruction	S.DATERD			9.250	51.000	9.250	51.000	9.250	51.000	7.500	23.400
	S.DATE +	No di	git increase	16.800	75.400	16.800	75.400	16.800	75.400	9.100	23.400
	S.DATL +	Digi	t increase	16.800	75.400	16.800	75.400	16.800	75.400	8.900	22.200
	S.DATE -	No di	git increase	17.600	75.300	17.600	75.300	17.600	75.300	9.000	22.200
	J.DAIL -	Digi	t increase	16.900	75.300	16.900	75.300	16.900	75.300	9.800	22.100
	PSTOP		_	82.200	199.000	82.200	199.000	82.200	199.000	61.400	84.500
	POFF		_	82.600	198.000	82.600	198.000	82.600	198.000	121.000	246.000
	PSCAN		_	83.600	200.000	83.600	200.000	83.600	200.000	126.000	232.000
	WDT		_	2.900	12.000	2.900	12.000	2.900	12.000	1.300	3.000
	DUTY		_	7.700	27.500	7.700	27.500	7.700	27.500	4.900	24.300
	TIMCHK		_	5.350	24.500	5.350	24.500	5.350	24.500	7.400	23.300
	ZRRDB		of standard RAM	4.100	4.200	4.100	4.200	4.100	4.200	2.400	2.600
			er of SRAM card							2.500	2.800
	ZRWRB	Ū	of standard RAM	5.400	5.500	5.400	5.500	5.400	5.500	3.100	3.300
		File registe	er of SRAM card		_		_		_	3.300	3.600
	ADRSET		_	2.400	6.650	2.400	6.650	2.400	6.650	4.200	4.900
	ZPUSH		_	9.200	20.500	9.200	20.500	9.200	20.500	6.900	14.000
	ZPOP		_	9.000	15.500	9.000	15.500	9.000	15.500	7.500	12.500

Category						Р	rocessing	j Time (με	5)		
	Instruction	Condit	ion (Device)	Q00U	JCPU	Q00L	ICPU	Q01L	ICPU	Q02L	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
			unting CC-Link aster station side)	29.400	91.700	29.400	91.700	29.400	91.700	20.600	55.000
			unting CC-Link	29.500	91.600	29.500	91.600	29.500	91.600	20.600	66.100
		When select MELSECN (control state) When select Controller N	eting ET/H refresh only	79.900	214.000	79.900	214.000	79.900	214.000	102.000	180.000
	S.ZCOM	(normal sta • When select Controller N	ET/H refresh only	79.900	214.000	79.900	214.000	79.900	214.000	55.600	168.100
		Network ref	ng CC-Link IE Field resh only (master tion side)	60.000	167.000	60.000	167.000	60.000	167.000	51.000	154.000
Application instruction		Network re	ng CC-Link IE Field fresh only (local tion side)	60.000	167.000	60.000	167.000	60.000	167.000	51.000	154.000
	S.RTREAD			12.600	65.000	12.600	65.000	12.600	65.000	8.700	60.500
	S.RTWRIT E		_	13.300	67.100	13.300	67.100	13.300	67.100	9.300	65.000
	UNIRD n1	!	n2 = 1	6.000	33.100	6.000	33.100	6.000	33.100	4.000	29.100
	① n2	n	2 = 16	16.500	43.600	16.500	43.600	16.500	43.600	12.500	37.600
	TYPERD			48.50	141.30	43.50	139.90	43.40	139.80	32.40	134.20
	TRACE		Start	174.000	174.000	174.000	174.000	174.000	174.000	96.600	103.000
	TRACER			5.100	15.500	5.100	15.500	5.100	15.500	3.800	13.600
		When	1 point	_	_	12.200	34.900	12.200	34.900	9.400	31.300
	RBNOV S	standard RAM is used	1000 points	_	_	121.500	145.100	121.500	145.100	118.500	141.300
	① n	When	1 point			_	_	_		9.400	31.400
		SRAM card is used	1000 points				_			178.500	201.300
	SP.FWRIT E		_	_	_	_		_	_	9.200	12.100
	SP.FREAD		_	_	_	_	_	_	_	489.000	544.000
	SP.DEVST			_	_	_	_	_	_	87.000	144.000
	S.DEVLD		_	_	_	_	_	_	_	127.000	140.000

						Pr	ocessin	յ Time (բ	ıs)		
Category	Instruction	Condition (D	evice)	Q00U	JCPU	Q00L	JCPU	Q01L	JCPU	Q02L	JCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min. 64.600 154.000 8.300 56.200 8.600 106.800 51.700 16.600 432.000 8.800 94.900 16.600 278.000	Max.
		Writing to host	n4 = 1	64.600	78.100	64.600	78.100	64.600	78.100	64.600	78.100
	S.TO n1 n2 n3 n4 D	CPU shared memory	n4 = 320	115.000	126.000	115.000	126.000	115.000	126.000	154.000	126.000
		Writing to host	n3 = 1	12.700	62.200	12.700	62.200	12.700	62.200	8.300	58.200
	TO n1 n2 S n3	CPU shared memory	n3 = 320	63.500	112.300	63.500	112.300	63.500	112.300	56.200	107.800
		Writing to host	n3 = 1	13.500	62.300	13.500	62.300	13.500	62.300	8.600	58.300
Multiple	DTO n1 n2 S n3	CPU shared memory	n3 = 320	112.900	160.800	112.900	160.800	112.900	160.800	106.800	157.300
CPU		Reading from	n3 = 1	12.100	58.700	12.100	58.700	12.100	58.700	8.400	52.600
dedicated instruction	FROM n1 n2 D n3	host CPU shared memory	n3 = 320	56.000	101.700	56.000	101.700	56.000	101.700	51.700	96.600
instruction	FROM III IIZ 19 IIS	Reading from	n3 = 1	24.400	82.900	24.400	82.900	24.400	82.900	16.600	37.000
		other CPU	n3 = 320	152.000	243.000	152.000	243.000	152.000	243.000	153.000	185.000
		shared memory	n3 = 1000	418.000	518.000	418.000	518.000	418.000	518.000	432.000	485.000
		Reading from	n3 = 1	12.100	58.700	12.100	58.700	12.100	58.700	8.800	53.400
	DFRO n1 n2 D n3	host CPU shared memory	n3 = 320	97.400	143.700	97.400	143.700	97.400	143.700	94.900	139.600
	ווו ווצ שי ווא	Reading from	n3 = 1	24.800	94.200	24.800	94.200	24.800	94.200	16.600	47.300
		other CPU	n3 = 320	276.000	367.000	276.000	367.000	276.000	367.000	278.000	339.000
		shared memory	n3 = 1000	799.000	892.000	799.000	892.000	799.000	892.000	841.000	892.000

Remark

For the instructions for which a rise execution instruction ($\square P$) is not specified, the processing time is the same as an ON execution instruction.

Example WORDP instruction and TOP instruction

(b) When using Q03UD(E)JCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU, and Q100UDEHCPU

							Pr	ocessin	g Time (µ	ıs)		
Catogory	Instruc-		Conditio	n (Device)	Q	03	Q04/	'Q06	Q10/Q1	3/Q20/	Q50/0	Q100
Category	tion		Conditio	ii (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDEH	ICPU
					Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	ANB ORB MPS MRD MPP			_		0.020		0.0095		0.0095		0.0095
			When no	t executed								
	INV		When	executed		0.020		0.0095		0.0095		0.0095
	MEP		When no	t executed		0.020		0.0095		0.0095		0.0095
	MEF		When	executed		0.020		0.0093		0.0093		0.0093
	EGP		When no	t executed		0.020		0.0095		0.0095		0.0095
	EGF		When	executed		0.020		0.0000		0.0000		0.0000
	PLS		-	_	1.300	1.600	0.890	1.100	0.890	1.100	0.890	1.100
	PLF			_	1.500	1.600	0.940	1.200	0.940	1.200	0.940	1.200
	FF		When no	t executed		0.040		0.0185		0.0185		0.0185
				executed	1.200	1.500	0.790	0.910	0.790	0.910	0.790	0.910
	DELTA			t executed		0.040		0.0185		0.0185		0.0185
				executed	2.800	3.600	2.400	3.200	2.400	3.200	2.400	3.200
	SFT			t executed		0.040		0.0185		0.0185		0.0185
			When	executed	1.600	3.300	1.100	2.700	1.100	2.700	1.100	2.700
	MC					0.040		0.0185		0.0185		0.0185
	MCR					0.040		0.0185		0.0185		0.0185
	FEND			k performed	108.000	130.000	75.800	89.300	75.800	89.300	75.800	89.300
Sequence	END	ľ	No error che	eck performed	107.000	124.000	75.800	89.800	75.800	89.800	75.800	89.800
instruction	NOP NOPLF PAGE			_		0.020		0.0095		0.0095		0.0095
	LDE=	Single		onductive status	3.700	4.700	3.300	4.300		0.0285		0.0285
		precision		-conductive status	3.800	5.000	3.400	4.500				
	ANDE-	Single		en not executed	0.000	0.060	0.000	0.0285		0.0005		0.0005
	ANDE=	precision	When executed	In conductive status In non-conductive status	3.300	5.800 5.600	3.000	5.100 5.200		0.0285		0.0285
				en not executed	3.500		3.000	0.0285				
	ORE=	Single	When	In conductive status	3.600	0.060 4.500	3.200	4.200		0.0285		0.0285
	ORL-	precision	executed	In non-conductive status	3.500	4.800	3.200	4.300		0.0203		0.0203
		Single		onductive status	4.000	4.700	3.600	4.200				
	LDE<>	precision		-conductive status	3.900	4.500	3.500	4.000		0.0285		0.0285
				en not executed		0.060		0.0285				
	ANDE<>	Single	When	In conductive status	3.300	5.100	3.000	4.800		0.0285		0.0285
		precision	executed	In non-conductive status	3.500	5.000	3.100	4.600				
				en not executed		0.060		0.0285				
	ORE<>	Single	When	In conductive status	3.600	6.000	3.300	5.500		0.0285		0.0285
		precision	executed	In non-conductive status	3.500	5.800	3.100	5.300				
	LDE:	Single	In c	onductive status	3.800	5.000	3.300	4.600		0.0005		0.0005
	LDE>	precision	In nor	-conductive status	3.700	4.900	3.300	4.400		0.0285		0.0285
		Cinal-	Wh	en not executed		0.060		0.0285				
	ANDE>	Single precision	When	In conductive status	3.500	4.700	3.100	4.200		0.0285		0.0285
		precision	executed	In non-conductive status	3.600	4.500	3.100	4.000				

							Pı	rocessir	ıg Time (ı	ıs)		
Cotomomi	Instruc-		Canditi	on (Davise)	Q	03	Q04	/Q06	Q10/Q1	3/Q20/	Q50/	Q100
Category	tion		Conditio	on (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
					Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		0:! -	WI	nen not executed		0.060		0.0285				
	ORE>	Single	When	In conductive status	3.600	5.100	3.300	4.600		0.0285		0.0285
		precision	executed	In non-conductive status	3.500	4.800	3.200	4.500				
		Single	In (conductive status	3.800	5.600	3.400	5.200				
	LDE<=	precision	In no	n-conductive status	3.800	5.600	3.400	5.100		0.0285		0.0285
		6: .	WI	nen not executed		0.060		0.0285				
	ANDE<=	Single	When	In conductive status	3.200	4.600	2.800	4.200		0.0285		0.0285
		precision	executed	In non-conductive status	3.500	5.000	3.100	4.500				
		0:! -	WI	nen not executed		0.060		0.0285				
	ORE<=	Single	When	In conductive status	3.700	5.800	3.400	5.400		0.0285		0.0285
		precision	executed	In non-conductive status	3.800	5.700	3.300	5.300				
	LDE	Single	In (conductive status	4.000	5.400	3.500	4.900		0.0005		0.0005
	LDE<	precision	In no	n-conductive status	4.000	5.200	3.500	4.900		0.0285		0.0285
		0: 1	WI	nen not executed		0.060		0.0285				
	ANDE<	Single	When	In conductive status	3.400	4.600	3.000	4.200		0.0285		0.0285
		precision	executed	In non-conductive status	3.500	4.900	3.100	4.400				
		0: 1	WI	nen not executed		0.060		0.0285				
	ORE<	Single	When	In conductive status	3.600	5.200	3.300	4.900		0.0285		0.0285
		precision	executed	In non-conductive status	3.400	4.900	3.200	4.500				
		Single	In (conductive status	3.800	6.000	3.300	5.500				
	LDE>=	precision	In no	n-conductive status	3.800	5.900	3.400	5.400		0.0285		0.0285
			WI	nen not executed		0.060		0.0285				
	ANDE>=	Single	When	In conductive status	3.200	4.800	2.900	4.600		0.0285		0.0285
		precision	executed	In non-conductive status	3.500	5.400	3.100	5.100				
			WI	nen not executed		0.060		0.0285				
	ORE>=	Single	When	In conductive status	3.600	5.200	3.300	4.700		0.0285		0.0285
Basic		precision	executed	In non-conductive status	3.500	5.200	3.200	4.700				
instruction		Double	In (conductive status	4.100	7.700	3.500	7.200	3.500	7.200	3.500	7.200
	LDED=	precision	In no	n-conductive status	4.300	8.100	3.800	7.400	3.800	7.400	3.800	7.400
			WI	nen not executed		0.060		0.0285		0.0285		0.0285
	ANDED=	Double	When	In conductive status	3.600	7.600	3.200	7.000	3.200	7.000	3.200	7.000
		precision	executed	In non-conductive status	3.900	7.700	3.400	7.400	3.400	7.400	3.400	7.400
				nen not executed		0.060		0.0285		0.0285		0.0285
	ORED=	Double	When	In conductive status	3.800	8.800	3.400	8.300	3.400	8.300	3.400	8.300
		precision	executed	In non-conductive status	4.000	9.300	3.700	8.800	3.700	8.800	3.700	8.800
		Double	In (conductive status	4.400	8.200	3.900	7.700	3.900	7.700	3.900	7.700
	LDED<>	precision	In no	n-conductive status	4.100	7.900	3.500	7.500	3.500	7.500	3.500	7.500
			WI	nen not executed		0.060		0.0285		0.0285		0.0285
	ANDED<>	Double	When	In conductive status	3.800	7.600	3.300	7.200	3.300	7.200	3.300	7.200
		precision	executed	In non-conductive status	3.800	7.700	3.400	7.300	3.400	7.300	3.400	7.300
			WI	nen not executed		0.060		0.0285		0.0285		0.0285
	ORED<>	Double	When	In conductive status	4.100	9.300	3.700	8.900	3.700	8.900	3.700	8.900
		precision	executed	In non-conductive status	3.800	8.900	3.400	8.400	3.400	8.400	3.400	8.400
		Double		conductive status	4.300	8.100	3.800	7.500	3.800	7.500	3.800	7.500
	LDED>	precision		n-conductive status	4.100	7.800	3.500	7.200	3.500	7.200	3.500	7.200
				nen not executed		0.060		0.0285		0.0285		0.0285
	ANDED>	Double	When	In conductive status	3.800	7.700	3.300	7.300	3.300	7.300	3.300	7.300
		precision	executed	In non-conductive status	4.000	7.900	3.500	7.500	3.500	7.500	3.500	7.500
				nen not executed		0.060		0.0285	2.300	0.0285		0.0285
	ORED>	Double	When	In conductive status	4.100	9.300	3.700	8.800	3.700	8.800	3.700	8.800
		precision	executed	In non-conductive status	4.100	9.300	3.700	8.800	3.700	8.800	3.700	8.800
			2,,300,00									7.400
		Double	In a	conductive status	4 000	8 000	3 500	/ 4000	3 500	/ 4000	3 500	
	LDED<=	Double precision		conductive status n-conductive status	4.000 4.100	8.000 9.400	3.500 3.600	7.400 8.800	3.500	7.400 8.800	3.500	8.800

							Pı	rocessir	ng Time (μs)		
	Instruc-				Q	03	Q04	/Q06	Q10/Q1	13/Q20/	Q50/	Q100
Category	tion		Conditio	on (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDEH	
					Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
			l Wi	nen not executed		0.060		0.0285		0.0285		0.0285
	ANDED<=	Double	When	In conductive status	3.800	7.700	3.300	7.200	3.300	7.200	3.300	7.200
	ANDLD \-	precision	executed	In non-conductive status	3.900	7.700	3.500	7.400	3.500	7.400	3.500	7.400
				nen not executed	3.900	0.060	3.300	0.0285	3.300	0.0285	3.300	0.0285
	ORED<=	Double	When		4.100	9.600	3.700	9.200	3.700	9.200	3.700	9.200
	UKED<=	precision		In conductive status In non-conductive status								
		Davida	executed	conductive status	4.100	9.600	3.700	9.200	3.700	9.200	3.700	9.200
	LDED<	Double			4.300	8.300	3.800	7.600	3.800	7.600	3.800	7.600
		precision		n-conductive status	3.700	7.900	3.500	7.400	3.500	7.400	3.500	7.400
	ANDED	Double		nen not executed	0.000	0.060	0.000	0.0285	0.000	0.0285	0.000	0.0285
	ANDED<	precision	When	In conductive status	3.800	7.800	3.300	7.300	3.300	7.300	3.300	7.300
			executed	In non-conductive status	3.900	7.900	3.400	3.900	3.400	3.900	3.400	3.900
		Double		nen not executed		0.060		0.0285		0.0285		0.0285
	ORED<	precision	When	In conductive status	4.100	9.600	3.700	9.200	3.700	9.200	3.700	9.200
		•	executed	In non-conductive status	4.000	9.600	3.700	9.200	3.700	9.200	3.700	9.200
	LDED>=	Double		conductive status	4.100	9.600	3.600	9.000	3.600	9.000	3.600	9.000
		precision		n-conductive status	4.100	9.600	3.600	8.900	3.600	8.900	3.600	8.900
		Double	Wh	nen not executed		0.060		0.0285		0.0285		0.0285
	ANDED>=	precision	When	In conductive status	3.800	7.900	3.400	7.400	3.400	7.400	3.400	7.400
		p	executed	In non-conductive status	3.900	8.100	3.400	7.500	3.400	7.500	3.400	7.500
		Double	Wh	nen not executed		0.060		0.0285		0.0285		0.0285
	ORED>=	precision	When	In conductive status	4.100	9.600	3.700	9.200	3.700	9.200	3.700	9.200
		prodicion	executed	In non-conductive status	4.000	7.200	3.600	6.600	3.600	6.600	3.600	6.600
	LD\$=		In condu	ctive status	5.300	8.900	4.700	8.100	4.700	8.100	4.700	8.100
			In non-con	ductive status	4.700	9.000	4.200	8.200	4.200	8.200	4.200	8.200
		When not executed			0.060		0.0285		0.0285		0.0285	
	AND\$=	Whon o	xecuted	In conductive status	4.400	6.800	3.900	6.400	3.900	6.400	3.900	6.400
Basic		vviiene	xeculeu	In non-conductive status	4.500	6.700	4.000	6.300	4.000	6.300	4.000	6.300
instruction			When no	ot executed		0.060		0.0285		0.0285		0.0285
	OR\$=	\//la a.a. a		In conductive status	5.100	8.200	4.200	7.600	4.200	7.600	4.200	7.600
		vvnen e	xecuted	In non-conductive status	5.000	8.100	4.000	7.200	4.000	7.200	4.000	7.200
	1.50		In condu	ctive status	4.800	8.100	4.300	7.500	4.300	7.500	4.300	7.500
	LD\$< >		In non-con	ductive status	4.700	8.400	4.200	7.800	4.200	7.800	4.200	7.800
			When no	ot executed		0.060		0.0285		0.0285		0.0285
	AND\$<>			In conductive status	4.300	5.500	4.100	5.100	4.100	5.100	4.100	5.100
		When e	xecuted	In non-conductive status	4.500	5.900	4.400	5.400	4.400	5.400	4.400	5.400
			When no	ot executed		0.060		0.0285		0.0285		0.0285
	OR\$< >			In conductive status	5.200	7.300	4.100	6.700	4.100	6.700	4.100	6.700
	,	When e	xecuted	In non-conductive status	5.100	7.200	4.100	6.700	4.100	6.700	4.100	6.700
			In condu	ctive status	4.800	7.200	4.300	6.700	4.300	6.700	4.300	6.700
	LD\$>		In non-con	ductive status	4.800	7.700	4.200	7.100	4.200	7.100	4.200	7.100
			When no	ot executed		0.060		0.0285		0.0285		0.0285
	AND\$>			In conductive status	4.500	7.100	4.000	6.700	4.000	6.700	4.000	6.700
	724	When e	xecuted	In non-conductive status	4.600	7.600	4.300	7.000	4.300	7.000	4.300	7.000
			When no	ot executed		0.060		0.0285		0.0285		0.0285
	OR\$>		***************************************	In conductive status	5.100	6.800	4.300	6.200	4.300	6.200	4.300	6.200
	υψ-	When e	xecuted	In non-conductive status	5.200	7.200	4.300	6.600	4.300	6.600	4.300	6.600
			In condu	ctive status	5.000	6.300	4.400	5.700	4.400	5.700	4.400	5.700
	LD\$<=			ductive status	4.800	6.400	4.200	5.800	4.200	5.800	4.200	5.800
				ot executed	+.000	0.060	→.∠∪∪	0.0285	4.200	0.0285	→.∠∪∪	0.0285
	AND\$<=		V V I I C I I I I I	In conductive status	4.600	7.600	4.100	7.200	4.100	7.200	4.100	7.200
	マロカクー	When e	xecuted	In non-conductive status	4.700	7.700	4.100	7.200	4.100	7.200	4.100	7.200
			When no	ot executed	7.700	0.060	→.∠∪∪	0.0285	4.200	0.0285	→.∠∪∪	0.0285
	OR\$<=		V V I I C I I I I I	In conductive status	4.700	7.700	4.400	7.200	4.400	7.200	4.400	7.200
	Οι\φ\ -	When e	xecuted	In non-conductive status	4.700	7.700	4.400	7.200	4.400	7.200	4.400	7.200
				in non-conductive status	4.000	000.1	4.400	7.100	4.400	7.100	4.400	7.100

						Pı	rocessir	ng Time (µs)	Q50/Q1	
Category	Instruction	Co	ondition (Device)		03		/Q06	Q10/Q1			
- Linegery				,)CPU	UD(E)		Q26UD(
		L-		Min.	Max.	Min.	Max.	Min.	Max.		Max.
	LD\$<		conductive status	4.800 5.000	8.100 8.300	4.500 4.500	7.500 7.900	4.500 4.500	7.500 7.900		7.500
			n-conductive status hen not executed	5.000	0.060	4.500	0.0285	4.500	0.0285	4.500	0.0285
	AND\$<	When	In conductive status	4.500	7.100	4.000	6.600	4.000	6.600	4 000	6.600
	72 \$	executed	In non-conductive status	4.900	7.500	4.400	7.100	4.400	7.100	4.400	7.100
		W	hen not executed		0.060		0.0285		0.0285		0.0285
	OR\$<	When	In conductive status	5.100	7.800	4.100	7.200	4.100	7.200	4.100	7.200
		executed	In non-conductive status	5.000	8.100	4.100	7.600	4.100	7.600	4.100	7.600
	LD\$>=	In	conductive status	4.800	6.700	4.500	6.200	4.500	6.200	4.500	6.200
	LDQ		n-conductive status	5.000	6.700	4.400	6.300	4.400	6.300	4.400	6.300
			hen not executed		0.060		0.0285		0.0285		0.0285
	AND\$>=	When	In conductive status	4.400	6.800	4.100	6.300	4.100	6.300		6.300
		executed	In non-conductive status hen not executed	4.500	7.000	4.200	6.600 0.0285	4.200	6.600 0.0285	4.200	6.600 0.0285
	OR\$>=	When	In conductive status	5.400	6.600	4.100	5.800	4.100	5.800	4 100	5.800
	OΚφ>=	executed	In non-conductive status	5.300	6.300	4.100	5.700	4.100	5.700		5.700
	BKCMP =	CACCUICU	n = 1	8.200	10.700	7.500	10.000	7.500	10.000		10.000
	\$1 \$2 D n		n = 96	57.400	61.800	46.400	48.700	46.400	48.700		48.700
	BKCMP<>		n = 1	8.200	10.700	7.500	10.000	7.500	10.000		10.000
	\$1 \$2 D n		n = 96	59.500	63.300	45.600	50.400	45.600	50.400		50.400
	BKCMP>		n = 1	8.200	10.800	7.500	10.100	7.500	10.100		10.100
	\$1 \$2 D n		n = 96	59.500	63.400	47.700	50.500	47.700	50.500		50.500
	BKCMP<=		n = 1	8.200	10.600	7.500	10.000	7.500	10.000		10.000
	\$1 \$2 D n			57.400	61.700	46.400	49.000	46.400	49.000		49.000
Basic	BKCMP<		n = 96 n = 1								
instruction	1			8.300	10.600	7.500	10.000	7.500	10.000		10.000
	⑤1 ⑥2 ① n		n = 96	59.500	63.600	47.600	50.500	47.600	50.500		50.500
	BKCMP>=		n = 1	8.200	10.900	7.500	10.000	7.500	10.000		10.000
	⑤1 ⑥2 ① n		n = 96	57.400	62.000	46.400	48.900	46.400	48.900		48.900
	DBKCMP =		n = 1	9.250	14.000	8.600	13.000	8.600	13.000		13.000
	\$1 \$2 D n		n = 96	60.700	67.500	47.900	52.800	47.900	52.800		52.800
	DBKCMP<>		n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000
	\$1 \$2 □ n		n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800
	DBKCMP>		n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000
	\$1 \$2 D n		n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800
	DBKCMP<=		n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000
	§1 §2 D n		n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800
	DBKCMP<		n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000
	\$1 \$2 D n		n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800
	DBKCMP>=		n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000
	\$1 \$2 D n		n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800
	DB + S D	,	When executed	4.900	7.000	4.600	6.400	4.600	6.400	4.600	6.400
	DB + \$1 \$2 D	,	When executed	5.200	7.300	4.800	6.700	4.800	6.700	4.800	6.700
	DB - S D		When executed	4.900	6.600	4.700	6.000	4.700	6.000		6.000
			When executed								
	DB - \$1 \$2 D			5.200	7.500	4.800	6.600	4.800	6.600	4.100 4.100 4.100 4.100 4.100 4.200 4.100 4.100 4.100 4.200 4.100 4.100 7.500 46.400 7.500 46.400 7.500 46.400 7.500 46.400 7.500 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600 47.900 8.600	6.600
	DB * \$1 \$2 D		When executed	8.300	12.100	8.100	11.600	8.100	11.600		11.600
	DB/ \$1 \$2 D	<u> </u>	When executed	6.100	9.100	5.800	8.800	5.800	8.800	5.800	8.800

						Pı	rocessir	ng Time (μs)		
Category	Instruction	Co	ondition (Device)		03	Q04			13/Q20/	Q50/	Q100
Category	msuuction	00	multion (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	ED +	Double	(S) = 0, (D) = 0	4.800	8.000	4.300	7.200	4.300	7.200	4.300	7.200
	S D	precision	\bigcirc = 2 ¹⁰²³ , \bigcirc = 2 ¹⁰²³	4.800	8.000	4.300	7.200	4.300	7.200	4.300	7.200
	ED+	Double	§1 = 0, §2 = 0	5.500	9.800	4.800	9.200	4.800	9.200	4.800	9.200
	\$1 \$2 D	precision	$\$1 = 2^{1023}, \$2 = 2^{1023}$	5.500	9.800	4.800	9.200	4.800	9.200	4.800	9.200
	ED -	Double	⑤ = 0, ① = 0	5.000	8.200	4.400	7.500	4.400	7.500	4.400	7.500
	S D	precision	\bigcirc = 2 ¹⁰²³ , \bigcirc = 2 ¹⁰²³	5.000	8.200	4.400	7.500	4.400	7.500	4.400	7.500
	ED -	Double	§1) = 0, §2) = 0	4.400	8.100	3.800	7.500	3.800	7.500	3.800	7.500
	\$1 \$2 D	precision	$\$1 = 2^{1023}, \$2 = 2^{1023}$	4.400	8.100	3.800	7.500	3.800	7.500	3.800	7.500
	ED *	Double	§1 = 0, §2 = 0	5.800	9.500	5.100	8.800	5.100	8.800	5.100	8.800
	\$1 \$2 D	precision	§1) = 2 ¹⁰²³ , §2) = 2 ¹⁰²³	5.800	9.500	5.100	8.800	5.100	8.800	5.100	8.800
	ED / §1 §2 D	Double precision	$\$1 = 2^{1023}, \$2 = 2^{1023}$	6.600	10.600	5.900	10.000	5.900	10.000	5.900	10.000
	BK +		n = 1	9.100	11.200	8.500	10.600	8.500	10.600	8.500	10.600
	\$1 \$2 D n		n = 96	60.700	62.900	44.600	47.000	44.600	47.000	44.600	47.000
	BK -		n = 1	9.700	12.000	8.900	11.300	8.900	11.300	8.900	11.300
	\$1 \$2 D n		n = 96	61.300	63.600	45.600	47.900	45.600	47.900	45.600	47.900
	DBK +		n = 1	7.000	10.700	6.450	9.950	6.450	9.950	6.450	9.950
	\$1 \$2 □ n DBK -		n = 96	59.400	63.100	43.700	47.500	43.700	47.500	43.700	47.500
	© 1		n = 1 n = 96	7.000	10.700 63.100	6.450 43.700	9.950 47.500	6.450	9.950	6.450 43.700	9.950 47.500
			11 – 90	59.400	14.600	8.100		43.700	47.500 13.900		13.900
	\$+\$D			8.800			13.900	8.100		8.100	
Basic	\$ + \$1 \$2 D			7.300	11.100	6.500	10.300	6.500	10.300	6.500	10.300
instruction	FLTD	Double	<u>(S)</u> = 0	2.300	5.000	1.800	4.700	1.800	4.700	1.800	4.700
		precision	S = 7FFF _H	2.500	5.200	2.200	4.800	2.200	4.800	2.200	4.800
	DFLTD	Double	<u>S</u> = 0	2.400	5.200	2.000	4.900	2.000	4.900	2.000	4.900
	3.2.3	precision	S = 7FFFFFF _H	2.700	5.400	2.300	5.100	2.300	5.100	2.300	5.100
	INTD	Double	S = 0	2.700	4.100	2.200	4.100	2.200	4.100	2.200	4.100
		precision	S = 32766.5	3.700	5.900	3.200	5.600	3.200	5.600	3.200	5.600
	DINTD	Double	S = 0	2.600	3.900	2.200	3.400	2.200	3.400	2.200	3.400
	BIIVIB	precision	S = 1234567890.3	3.400	5.600	3.000	5.100	3.000	5.100	3.000	5.100
	DBL		When executed	2.700	3.400	2.300	2.700	2.300	2.700	2.300	2.700
	WORD		When executed	2.900	4.300	2.600	3.600	2.600	3.600	2.600	3.600
	GRY DGRY		When executed When executed	2.700	3.900 3.500	2.300	3.400	2.300 2.500	3.400 3.000	2.300 2.500	3.400 3.000
	GBIN		When executed	4.000	4.800	3.800	4.300	3.800	4.300	3.800	4.300
	DGBIN		When executed	5.500	6.100	5.000	5.900	5.000	5.900	5.000	5.900
	NEG	,	When executed	2.400	3.900	2.000	3.300	2.000	3.300	2.000	3.300
	DNEG	When executed Floating point = 0	2.500	3.700	2.500	3.300	2.500	3.300	2.500	3.300	
	ENEG		2.500	3.300	2.300	2.800	2.300	2.800	2.300	2.800	
			pating point = -1.0	2.700	4.500 3.500	2.500 1.800	3.900	2.500 1.800	3.900 3.100	2.500 1.800	3.900 3.100
	EDNEG		pating point = -1.0	2.400	3.500	1.900	3.000	1.900	3.000	1.900	3.000
	DKDOD (S) (S)		n = 1	6.600	8.900	5.900	8.200	5.900	8.200	5.900	8.200
	BKBCD S D n		n = 96	71.300	74.100	61.000	63.400	61.000	63.400	61.000	63.400
	BKBIN (S) (D) n		n = 1	6.500	9.800	5.600	9.300	5.600	9.300	5.600	9.300
			n = 96	56.300	59.500	49.200	52.500	49.200	52.500	49.200	52.500

					Pi	rocessir	ng Time (µs)		
			Q	03	Q04	/Q06	Q10/Q1	13/Q20/	Q50/	Q100
Category	Instruction	Condition (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	ECON		2.600	5.400	2.100	4.500	2.100	4.500	2.100	4.500
	EDCON		2.800	5.400	2.500	5.400	2.500	5.400	2.500	5.400
	EDMOV		2.300	5.500	1.700	5.000	1.700	5.000	1.700	5.000
		Character string to be								
		transferred = 0	4.000	6.300	3.400	5.600	3.400	5.600	3.400	5.600
	\$MOV	Character string to be								
		transferred = 32	14.600	16.500	11.400	13.300	11.400	13.300	11.400	13.300
		n = 1	6.200	7.900	5.500	7.300	5.500	7.300	5.500	7.300
	BXCH 🖭 🖭 n	n = 96	67.000	68.800	47.300	49.300	47.300	49.300	47.300	49.300
	SWAP		2.400	2.700	1.900	2.200	1.900	2.200	1.900	2.200
	GOEND			0.500		0.500		0.500		0.500
	DI		1.800	2.200	1.500	1.800	1.500	1.800	1.500	1.800
	EI		3.100	3.800	3.000	3.300	3.000	3.300	3.000	3.300
	IMASK		9.800	13.300	7.200	10.500	7.200	10.500	7.200	10.500
Basic	IRET			1.000		1.000		1.000		1.000
instruction		n = 1	4.200	5.900	3.700	5.600	3.700	5.600	3.700	5.600
	RFS X n	n = 96	11.400	13.800	10.700	12.400	10.700	12.400	10.700	12.400
		n = 1	3.800	4.800	3.400	4.800	3.400	4.800	3.400	4.800
	RFS Y n	n = 96	8.500	9.500	8.100	8.900	8.100	8.900	8.100	8.900
	UDCNT1	ee	0.900	1.500	0.500	0.983	0.500	0.983	0.500	0.983
	UDCNT2		0.900	1.700	0.600	1.300	0.600	1.300	0.600	1.300
	TTMR		3.900	6.100	3.400	5.400	3.400	5.400	3.400	5.400
	STMR		6.800	13.500	5.800	12.500	5.800	12.500	5.800	12.500
	ROTC		9.000	10.500	8.000	9.400	8.000	9.400	8.000	9.400
	RAMP		5.900	8.800	5.200	8.400	5.200	8.400	5.200	8.400
	SPD		0.900	1.900	0.500	1.400	0.500	1.400	0.500	1.400
	PLSY		1.900	2.200	1.500	1.800	1.500	1.800	1.500	1.800
	PWM		1.200	1.600	0.900	1.200	0.900	1.200	0.900	1.200
	MTR		10.400	19.800	9.400	10.000	9.400	10.000	9.400	10.000
		n = 1	9.000	11.700	8.300	11.000	8.300	11.000	8.300	11.000
	BKAND 🕄 🕸 🛈 n	n = 96	57.400	63.100	43.800	47.300	43.800	47.300	43.800	47.300
		n = 1	7.700	10.000	7.700	9.500	7.700	9.500	7.700	9.500
	BKOR (\$1) (\$2) (D) n	n = 96	57.400	61.900	44.300	45.800	44.300	45.800	44.300	45.800
		n = 1	7.800	10.100	7.300	9.200	7.300	9.200	7.300	9.200
	BKXOR \$1\$ \$2 D n	n = 96	57.300	61.500	43.800	45.800	43.800	45.800	43.800	45.800
		n = 1	7.800	9.600	7.600	8.900	7.600	8.900	7.600	8.900
	BKXNR 🗐 🗐 🛈 n	n = 96	57.400	61.400	43.900	45.300	43.900	45.300	43.900	45.300
		n = 1	3.700	5.400	3.200	4.800	3.200	4.800	3.200	4.800
	BSFR D n	n = 96	6.900	9.000	5.800	7.700	5.800	7.700	5.800	7.700
		n = 1	4.100	5.900	3.400	5.100	3.400	5.100	3.400	5.100
Application	BSFL ① n	n = 96	7.100	9.100	6.000	7.900	6.000	7.900	6.000	7.900
instruction		n1 = 16 / n2 = 1	7.950	17.500	7.600	16.900	7.600	16.900	7.600	16.900
inoti dotion	SFTBR D n1 n2	n1 = 16 / n2 = 15	7.950	17.500	7.550	16.900	7.550	16.900	7.550	16.900
		n1 = 16 / n2 = 1	7.950	17.900	7.500	17.400	7.500	17.400	7.500	17.400
	SFTBL D n1 n2	n1 = 16 / n2 = 15	7.900	17.800	7.500	17.300	7.500	17.300	7.500	17.300
		n1 = 16 / n2 = 1	5.950	10.600	4.600	8.700	4.600	8.700	4.600	8.700
	SFTWR D n1 n2	n1 = 16 / n2 = 15	5.900	10.600	4.600	8.700	4.600	8.700	4.600	8.700
		n1 = 16 / n2 = 1	5.950	10.700	4.550	8.700	4.550	8.700	4.550	8.700
	SFTWL D n1 n2	n1 = 16 / n2 = 15	5.950	10.700	4.600	8.800	4.600	8.800	4.600	8.800
	-	n = 1	3.000	3.400	2.500	2.800	2.500	2.800	2.500	2.800
	BSET ① n	n = 15	3.000	3.500	2.500	2.800	2.500	2.800	2.500	2.800
		n = 1	3.000	3.400	2.600	2.800	2.600	2.800	2.600	2.800
	BRST ① n	n = 15	3.000	3.400	2.500	2.800	2.500	2.800	2.500	2.800
		11 - 13	3.000	J. 7 00	2.500	2.000	2.500	2.000	2.300	2.000

						Pı	rocessir	ng Time (µs)		
0-4	In admirable in	0	alitia ar (Dandara)	Q	03	Q04	/Q06	Q10/Q1	13/Q20/	Q50/	Q100
Category	Instruction	Con	dition (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	TEST	W	hen executed	4.400	5.300	3.700	4.700	3.700	4.700	3.700	4.700
	DTEST	W	hen executed	4.500	5.400	3.900	4.800	3.900	4.800	3.900	4.800
	BKRST D n		n = 1	4.300	4.600	3.700	4.100	3.700	4.100	3.700	4.100
	BKK31 @ II		n = 96	6.000	6.800	5.100	6.000	5.100	6.000	5.100	6.000
		n = 1	All match	4.900	5.300	4.200	4.600	4.200	4.600	4.200	4.600
	SER \$1 \$2 D n		None match	5.000	5.300	4.200	4.600	4.200	4.600	4.200	4.600
	SER & & O II	n = 96	All match	32.300	32.900	25.900	26.300	25.900	26.300	25.900	26.300
			None match	32.400	32.900	25.900	26.300	25.900	26.300	25.900	26.300
		n = 1	All match	6.100	6.500	5.400	5.700	5.400	5.700	5.400	5.700
	DSER \$1 \$2 D n		None match	6.200	6.600	5.500	5.900	5.500	5.900	5.500	5.900
		n = 96	All match	52.800	54.200	41.200	41.800	41.200	41.800	41.200	41.800
			None match	52.800	54.200	41.200	41.800	41.200	41.800	41.200	41.800
	DSUM (S) (D)		S = 0	3.700	4.100	3.300	3.600	3.300	3.600	3.300	3.600
		(S)	= FFFFFFFF _H	3.800	4.100	3.200	3.700	3.200	3.700	3.200	3.700
	DECO S D n		n = 2	6.000	7.500	5.300	6.900	5.300	6.900	5.300	6.900
	DECO @ @ II		n = 8	8.100	9.300	6.800	7.800	6.800	7.800	6.800	7.800
		n = 2	M1 = ON	5.300	5.700	4.700	5.100	4.700	5.100	4.700	5.100
	ENCO S D n	11 – 2	M4 = ON	5.200	5.700	4.600	5.000	4.600	5.000	4.600	5.000
	LINCO	n = 8	M1 = ON	10.400	11.400	9.000	10.000	9.000	10.000	9.000	10.000
		0	M256 = ON	5.700	6.800	5.100	6.100	5.100	6.100	5.100	6.100
	DIS S D n		n = 1	4.400	5.300	3.800	4.600	3.800	4.600	3.800	4.600
	DIO © © II		n = 4	4.800	5.700	4.000	5.000	4.000	5.000	4.000	5.000
	UNI S D n		n = 1	5.000	5.300	3.500	4.800	3.500	4.800	3.500	4.800
			n = 4	5.600	6.000	4.000	5.100	4.000	5.100	4.000	5.100
Application	NDIS		hen executed	11.000	13.100	11.000	13.200	11.000	13.200	11.000	13.200
instruction	NUNI	W	hen executed	10.600	12.700	7.300	13.200	7.300	13.200	7.300	13.200
	WTOB S D n		n = 1	5.000	6.500	4.400	5.800	4.400	5.800	4.400	5.800
			n = 96	36.000	38.400	28.200	29.300	28.200	29.300	28.200	29.300
	BTOW S D n		n = 1	5.100	6.100	4.600	5.500	4.600	5.500	4.600	5.500
			n = 96	29.900 4.300	32.000 6.900	22.800 4.000	23.800 6.100	22.800 4.000	23.800 6.100	22.800 4.000	23.800 6.100
	MAX S D n		n = 1 n = 96							24.700	
			n = 1	31.200 4.400	33.500 6.800	24.700 4.000	27.000 6.000	24.700 4.000	27.000 6.000	4.000	27.000 6.000
	MIN S D n		n = 96	30.300	34.800	26.500	28.300	26.500	28.300	26.500	28.300
			n = 1	4.800	9.100	4.800	8.100	4.800	8.100	4.800	8.100
	DMAX ® ® n		n = 96	56.400	62.200	47.100	49.600	47.100	49.600	47.100	49.600
			n = 1	4.800	6.800	4.300	5.900	4.300	5.900	4.300	5.900
	DMIN S D n		n = 96	55.400	60.200	45.400	47.400	45.400	47.400	45.400	47.400
	0.000	r	n = 1, S2 = 1	6.200	9.300	5.600	8.800	5.600	8.800	5.600	8.800
	SORT \$1 n \$2 01 02	n	= 96, \$2 = 16	28,200	38,500	22,200	32,200	22,200	32,200	22,200	32,200
		r	n = 1, §2 = 1	6.200	11,600	5.600	10,900	5.600	10,900	5.600	10,900
	DSORT (5) n (2) (0) (0)	n	= 96, 🕯 = 16	34,700	45,300	26,700	36,900	26,700	36,900	26,700	36,900
	MOUNA ® ®		n = 1	4.800	6.200	4.200	5.500	4.200	5.500	4.200	5.500
	WSUM S D n		n = 96	26.900	28.700	21.300	22.300	21.300	22.300	21.300	22.300
	DWCINA ® ®		n = 1	5.500	7.000	4.800	6.100	4.800	6.100	4.800	6.100
	DWSUM S D n		n = 96	53.000	56.300	42.700	44.000	42.700	44.000	42.700	44.000
	MEAN O O -		n = 1	4.300	8.650	3.900	7.800	3.900	7.800	3.900	7.800
	MEAN (S) (D) n		n = 96	16.000	21.400	12.900	18.000	12.900	18.000	12.900	18.000
	DMEAN S D n		n = 1	5.700	10.600	5.300	9.950	5.300	9.950	5.300	9.950
	DIVIEAIN OUN		n = 96	29.200	35.200	23.000	28.800	23.000	28.800	23.000	28.800

			Win. Max. Min. Max. <th< th=""><th></th><th></th></th<>							
Category	Instruction	Condition (Device)			UD(E)HCPU			·	Q50/ UDEH	•
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	NEXT		0.940	1.400	0.770	1.200	0.770	1.200	0.770	1.200
	BREAK	1	10.400	5.500	9.100	5.000	9.100	5.000	9.100	5.000
	RET	Return to original program	2.000	3.000	1.600	2.600	1.600	2.600	1.600	2.600
	NE I	Return to other program	2.300	3.700	2.000	3.100	2.000	3.100	2.000	3.100
	FCALL Pn	Internal file pointer	3.100	4.400	2.700	3.600	2.700	3.600	2.700	3.600
	T O/ LE T II	Common pointer	4.000	5.700	3.600	5.100	3.600	5.100	3.600	5.100
	FCALL Pn 🗐 to 🗐	_	19.300	21.500	16.500	18.600	16.500	18.600	16.500	18.600
Application instruction	ECALL * Pn *: Program name	_	70.300	82.300	65.900	77.600	65.900	77.600	65.900	77.600
instruction	ECALL * Pn St to Ss *: Program name	_	101.000	114.000	91.800	105.000	91.800	105.000	91.800	105.000
	EFCALL * Pn *: Program name	1	70.700	82.800	66.200	78.100	66.200	78.100	66.200	78.100
	EFCALL * Pn 🗐 to 🗐 *: Program name	_	86.500	107.000	78.800	91.600	78.800	91.600	78.800	91.600
	XCALL		3.800	5.700	3.700	5.200	3.700	5.200	3.700	5.200

		Processing Time (μs) Q03 Q04/Q06 Q10/Q13/Q20						ıs)		
Catagomi	Instruction	Condition (Davise)	Q	03	Q04	/Q06	Q10/Q1	3/Q20/	Q50/	Q100
Category	instruction	Condition (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
_			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		When selecting I/O refresh only	12.800	29.100	12.400	28.600	12.400	28.600	12.400	28.600
		When selecting CC-Link refresh only (master station side)	16.000	39.500	15.500	39.100	15.500	39.100	15.500	39.100
		When selecting CC-Link refresh only (local station side)	16.100	39.500	15.500	39.100	15.500	39.100	15.500	39.100
		When selecting MELSECNET/H refresh only (Control station side) When selecting CC-Link IE Controller Network refresh only (Control station side)	34.700	70.400	34.400	69.800	34.400	69.800	34.400	69.800
	СОМ	When selecting MELSECNET/H refresh only (Normal station side) When selecting CC-Link IE Controller Network refresh only (Normal station side)	34.700	70.400	34.400	69.800	34.400	69.800	34.400	69.800
	CCOM	When selecting CC-Link IE Field Network refresh only (master station side)	17.000	38.800	16.600	38.000	16.600	38.000	16.600	38.000
		When selecting CC-Link IE Field Network refresh only (local station side)	17.000	38.800	16.600	38.000	16.600	38.000	16.600	38.000
		When selecting intelli auto refresh only	12.800	33.200	12.800	33.200	12.800	33.200	12.800	33.200
		When selecting I/O outside the group only (Input only)	7.900	21.100	7.700	20.700	7.700	20.700	7.700	20.700
		When selecting I/O outside the group only (Output only)	16.900	44.800	16.500	44.200	16.500	44.200	16.500	44.200
		When selecting I/O outside the group only (Both I/O)	22.600	52.600	22.400	52.600	22.400	52.600	22.400	52.600
		When selecting refresh of multiple CPU high speed transmission area only	13.000	33.800	12.700	33.200	12.700	33.200	12.700	33.200
		When selecting communication with external devices only	7.250	18.800	7.100	18.500	7.100	18.500	7.100	18.500
	FIFW	Number of data points = 0 Number of data points = 96	3.700 3.800	5.300 4.400	3.200 3.300	4.600 3.800	3.200 3.300	4.600 3.800	3.200 3.300	4.600 3.800
	FIFR	Number of data points = 01 Number of data points = 96	4.300 33.500	5.000 35.500	3.800	4.400 25.700	3.800 24.800	4.400 25.700	3.800	4.400 25.700
		Number of data points = 90	4.300	5.900	3.800	5.300	3.800	5.300	3.800	5.300
	FPOP	Number of data points = 96	4.300	5.900	3.700	5.400	3.700	5.400	3.700	5.400
		Number of data points = 0	4.800	5.900	3.700	5.300	3.700	5.300	3.700	5.300
	FINS	Number of data points = 96	4.300	5.900	3.700	5.300	3.700	5.300	3.700	5.300
	FDEL	Number of data points =01	4.900	6.500	4.200	5.800	4.200	5.800	4.200	5.800
		Number of data points = 96	34.200	35.900	25.400	25.900	25.400	25.900	25.400	25.900

					P	rocessin	g Time (բ	ıs)		
Category	Instruction	Condition (Device)	Q	03	Q04	/Q06	Q10/Q1	13/Q20/	Q50/	Q100
Category	instruction	Condition (Bevice)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	FROM n1 n2	n3 = 1	10.800	24.100	10.700	23.600	10.700	23.600	10.700	23.600
	① n3	n3 = 1000	392.600	413.300	390.900	410.200	390.900	410.200	390.900	410.200
	DFRO n1 n2	n3 = 1	13.600	27.700	12.600	26.700	12.600	26.700	12.600	26.700
	① n3	n3 = 500	392.600	413.300	390.900	410.200	390.900	410.200	390.900	410.200
	TO n1 n2	n3 = 1	10.200	21.900	9.600	21.300	9.600	21.300	9.600	21.300
	⑤ n3	n3 = 1000	373.700	394.100	372.500	390.800	372.500	390.800	372.500	390.800
	DTO n1 n2	n3 = 1	13.000	26.700	12.000	25.700	12.000	25.700	12.000	25.700
	⑤ n3	n3 = 500	373.700	394.100	372.500	390.800	372.500	390.800	372.500	390.800
		No display → no display	2.400	2.600	1.900	2.000	1.900	2.000	1.900	2.000
	LEDR	LED instruction execution → no display	28.100	39.400	24.400	35.800	24.400	35.800	24.400	35.800
	BINDA	S = 1	4.900	6.500	4.300	5.600	4.300	5.600	4.300	5.600
	S D	S = -32768	7.200	8.700	6.500	8.000	6.500	8.000	6.500	8.000
	DBINDA	(S) = 1	5.700	7.100	4.900	6.300	4.900	6.300	4.900	6.300
	S D	© = -2147483648	10.400	12.000	9.600	11.000	9.600	11.000	9.600	11.000
	DINILLA S D	(S) = 1	4.400	5.900	3.800	5.200	3.800	5.200	3.800	5.200
	BINHA ® D	S = FFFF _H	4.400	5.800	3.700	5.200	3.700	5.200	3.700	5.200
		<u>S</u> = 1	5.200	6.700	4.600	6.000	4.600	6.000	4.600	6.000
	DBINHA S D	S = FFFFFFFH	5.100	6.500	4.600	6.000	4.600	6.000	4.600	6.000
Application	BCDDA S D	<u>S</u> = 1	4.300	5.800	3.600	5.000	3.600	5.000	3.600	5.000
instruction	BODDA © ©	S = 9999	4.700	6.100	4.100	5.400	4.100	5.400	4.100	5.400
	DBCDDA S D	<u>S</u> = 1	4.800	6.300	4.000	5.500	4.000	5.500	4.000	5.500
	DBCDDA 🕹 😅	S = 99999999	5.600	7.100	4.900	6.300	4.900	6.300	4.900	6.300
	DABIN S D	<u>S</u> = 1	6.500	8.500	5.800	7.800	5.800	7.800	5.800	7.800
	DADIN © ©	S = -32768	6.300	8.300	5.600	7.700	5.600	7.700	5.600	7.700
	DDABIN (S) (D)	S = 1	9.400	11.500	8.500	10.500	8.500	10.500	8.500	10.500
	DDABIN & B	S = -2147483648	9.100	11.200	8.100	10.200	8.100	10.200	8.100	10.200
	HABIN S D	S = 1	4.900	7.100	4.400	6.400	4.400	6.400	4.400	6.400
	TIABIN © ©	S = FFFF _H	5.100	7.300	4.600	6.500	4.600	6.500	4.600	6.500
	DHABIN ® D	S = 1	6.000	8.100	5.300	7.300	5.300	7.300	5.300	7.300
	DHABIN	S = FFFFFFF _H	6.300	8.500	5.600	7.700	5.600	7.700	5.600	7.700
	DARCDSD	S = 1	5.000	7.100	4.400	6.300	4.400	6.300	4.400	6.300
	DABCD (S) (D)	S = 9999	5.000	7.100	4.300	6.300	4.300	6.300	4.300	6.300
	DDABCD S D	<u>S</u> = 1	6.200	8.300	5.500	7.400	5.500	7.400	5.500	7.400
		S = 99999999	6.200	8.300	5.500	7.500	5.500	7.500	5.500	7.500
	COMRD		51.600	52.400	50.900	51.200	50.900	51.200	50.900	51.200
	LEN	1 character	4.100	6.200	3.600	5.500	3.600	5.500	3.600	5.500
		96 characters	19.800	22.200	16.800	18.700	16.800	18.700	16.800	18.700
	STR	_	6.900	11.100	6.600	10.400	6.600	10.400	6.600	10.400

	Instruction					Processing Time (μs)								
Category				Q03		Q04/Q06		Q10/Q13/Q20/		Q50/Q100				
		Condi	Condition (Device)		UD(E)CPU		UD(E)HCPU		Q26UD(E)HCPU		UDEHCPU			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.			
	DSTR				12.500	9.600	11.500	9.600	11.500	9.600	11.500			
	VAL			9.800	14.200	8.900	13.000	8.900	13.000	8.900	13.000			
	DVAL			14.000	18.700	12.700	16.800	12.700	16.800	12.700	16.800			
	ESTR	_		18.700	24.100	17.900	23.100	17.900	23.100	17.900	23.100			
		Decimal point format		23.300	30.400	22.800	29.000	22.800	29.000	22.800	29.000			
	EVAL	all 2-dig	all 2-digit specification											
		Expo	Exponent format all 6-digit specification		30.500	22.500	29.000	22.500	29.000	22.500	29.000			
		all 6-dig												
	ASC S D n	n = 1		5.600	9.000	5.400	8.300	5.400	8.300	5.400	8.300			
	A3C @ B II	n = 96		28.700	32.100	25.200	28.400	25.200	28.400	25.200	28.400			
	HEX ® ® n	n = 1		6.000	9.700	5.400	9.000	5.400	9.000	5.400	9.000			
		n = 96		35.600	39.800	31.300	35.000	31.300	35.000	31.300	35.000			
	RIGHT S D n	n = 1		7.600	9.400	6.600	7.300	6.600	7.300	6.600	7.300			
		n = 96		36.300	40.000	29.200	31.600	29.200	31.600	29.200	31.600			
	LEFT ® D n	n = 1		6.500	8.900	5.900	8.200	5.900	8.200	5.900	8.200			
			n = 96		39.700	29.200	31.500	29.200	31.500	29.200	31.500			
	MIDR			9.500	12.100	8.100	10.300	8.100	10.300	8.100	10.300			
	MIDW				12.000	8.800	10.200	8.800	10.200	8.800	10.200			
Application instruction		No match		19.300	21.800	16.600	18.400	16.600	18.400	16.600	18.400			
	INSTR	Match	Head	10.300	12.800	9.100	10.900	9.100	10.900	9.100	10.900			
			End	51.100	54.200	42.700	44.900	42.700	44.900	42.700	44.900			
	EMOD			10.300	11.800	9.600	11.000	9.600	11.000	9.600	11.000			
	EREXP	_		19.300	21.000	18.800	20.100	18.800	20.100	18.800	20.100			
	STRINS ® ® n	\$\begin{align*} \begin{align*} \begi		41.100	54.200	35.300	47.600	35.300	47.600	35.300	47.600			
												56.700	81.400	48.600
				STRDEL ® ® n	n = 48		39.000	49.500	34.800	44.600	34.800			
		S = 128 / D = 40 / n = 48					36.000					45.200	29.200	38.100
						SIN		Single precision		4.500	6.200			
	COS	Single precision			4.300	6.000	4.000	5.600	4.000	5.600	4.000	5.600		
	TAN	Single precision		5.100	7.200	5.100	6.700	5.100	6.700	5.100	6.700			
	ASIN	Single precision		6.100	8.900	5.900	8.500	5.900	8.500	5.900	8.500			
	ACOS	Single precision		6.800	9.300	6.700	8.900	6.700	8.900	6.700	8.900			
	ATAN	Single precision		4.000	6.500	3.900	6.000	3.900	6.000	3.900	6.000			
	SIND	Double precision		8.800	14.300	8.500	13.800	8.500	13.800	8.500	13.800			
	COSD	Doub	Double precision		15.100	8.800	14.600	8.800	14.600	8.800	14.600			
	TAND	Doub	Double precision		16.900	10.800	16.500	10.800	16.500	10.800	16.500			
	ASIND	Doub	Double precision		17.100	11.600	16.600	11.600	16.600	11.600	16.600			
	ACOSD		Double precision		16.500	11.200	16.200	11.200	16.200	11.200	16.200			
	ATAND		ole precision	9.500	14.200	9.100	13.800	9.100	13.800	9.100	13.800			
	RAD	Single precision		2.500	4.800	2.100	4.300	2.100	4.300	2.100	4.300			
	RADD	Double precision		4.000	9.600	3.600	9.200	3.600	9.200	3.600	9.200			
	DEG	Single precision		2.500	4.700	2.200	4.400	2.200	4.400	2.200	4.400			
	DEGD	Double precision		4.300	9.000	3.800	9.000	3.800	9.000	3.800	9.000			
	SQR		Single precision		4.600	2.600	4.300	2.600	4.300	2.600	4.300			
	SQRD	_	Double precision		11.500	5.200	11.000	5.200	11.000	5.200	11.000			
		Dodbie precision		5.600		1	1							

						Pı	rocessin	g Time (µ	ıs)			
Category	Instruction	Condi	tion (Device)	Q		Q04	/Q06	Q10/Q1		Q50/0	Q100	
Category	mstruction	Conta	tion (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDEH	ICPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
	EXP®D	Single	S = -10	4.000	6.100	3.800	5.500	3.800	5.500	3.800	5.500	
		precision	S = 1	4.000	6.100	3.800	5.600	3.800	5.600	3.800	5.600	
	EXPD S D	Double precision S = -10 S = 1 S = 1		8.700	13.900	8.200	13.500	8.200	13.500	8.200	13.500	
	EXPUSIO			8.400	13.600	8.000	13.200	8.000	13.200	8.000	13.200	
	LOGSD	Single	S = 1	4.100	6.900	3.800	6.400	3.800	6.400	3.800	6.400	
		precision	S = 10	5.600	8.200	5.200	7.700	5.200	7.700	5.200	7.700	
	LOGD®D	Double	Double S = 1		13.000	7.700	12.500	7.700	12.500	7.700	12.500	
	LOGD®D	precision S = 10		9.700	14.800	9.200	14.300	9.200	14.300	9.200	14.300	
	RND		_	1.200	2.300	0.800	1.800	0.800	1.800	0.800	1.800	
	SRND		_	1.400	2.400	1.100	2.000	1.100	2.000	1.100	2.000	
	BSQR (S) (D)		S = 0		3.300	1.600	2.800	1.600	2.800	1.600	2.800	
	BSQR	S = 9999		5.100	8.800	5.100	8.000	5.100	8.000	5.100	8.000	
	BDSQR S D		S = 0	1.900	3.400	1.500	3.000	1.500	3.000	1.500	3.000	
	BD3QK © ©	(S) =	99999999	7.500	10.200	7.500	9.900	7.500	9.900	7.500	9.900	
Application	BSIN		_	8.600	15.100	8.100	14.500	8.100	14.500	8.100	14.500	
instruction	BCOS			7.800	14.400	7.800	13.700	7.800	13.700	7.800	13.700	
	BTAN			9.000	13.800	9.000	13.300	9.000	13.300	9.000	13.300	
	BASIN		_	10.600	13.400	10.100	12.800	10.100	12.800	10.100	12.800	
	BACOS		_	11.600	14.400	11.100	14.100	11.100	14.100	11.100	14.100	
	BATAN		_	9.800	11.700	9.100	10.900	9.100	10.900	9.100	10.900	
	POW \$1 \$2 D	Single	§1 = 12.3 E + 5									
	POW Sy Sy By	precision	©2 = 3.45 E + 0	8.750	11.400	8.400	10.900	8.400	10.900	8.400	10.900	
	POWD \$1 \$2 D	Double	§1 = 12.3 E + 5	0.700	11.100	0.100	10.000	0.100	10.000	0.100	10.000	
		precision	§2 = 3.45 E + 0									
	LOG10	Sing	le precision	18.600	27.200	18.200	26.500	18.200	26.500	18.200	26.500	
	LOG10D	Doub	Double precision		27.200	10.200	20.000	10.200	20.000	10.200	20.000	
	LIMIT	_ _		5.900	8.550	5.700	8.050	5.700	8.050	5.700	8.050	
	DLIMIT			11.500	19.400	11.100	18.600	11.100	18.600	11.100	18.600	
	BAND	_		2.800	3.100	2.400	2.700	2.400	2.700	2.400	2.700	
	DBAND	_		3.200	3.500	2.800	3.000	2.800	3.000	2.800	3.000	
	ZONE			3.000	4.300	2.700	3.800	2.700	3.800	2.700	3.800	
	DZONE	_		3.600	5.100	3.300	4.600	3.300	4.600	3.300	4.600	

						Pr	ocessin	g Time (μ	s)		
Catagory	Instruction	Cond	ition (Device)	Q	03	Q04/	Q06	Q10/Q1	3/Q20/	Q50/	Q100
Category	instruction	Cond	ition (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDEH	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
			Point No.1								
			< (\$1) <	13.200	23.600	12.300	22.500	12.300	22.500	12.300	22.500
		SM750	Point No.2								
		= ON	Point No.9								
			< (\$1) <	13.300	23.600	12.600	22.700	12.600	22.700	12.600	22.700
	SCL (§1) (§2) (D)		Point No.10								
	SCLOOD		Point No.1								
			< (\$1) <	12.000	23.100	11.400	22.200	11.400	22.200	11.400	22.200
		SM750	Point No.2								
		= OFF	Point No.9								
			< (\$1) <	14.100	25.300	12.800	23.900	12.800	23.900	12.800	23.900
			Point No.10								
			Point No.1								
			< (\$1) <	12.800	23.800	11.900	23.000	11.900	23.000	11.900	23.000
		SM750	Point No.2								
		= ON	Point No.9								
			< (\$1) <	12.900	23.900	12.100	23.000	12.100	23.000	12.100	23.000
	DSCL (§1) (§2) (D)		Point No.10								
	DSCL & & b		Point No.1								
			< (\$1) <	11.500	22.400	10.900	21.500	10.900	21.500	10.900	21.500
		SM750	Point No.2								
		= OFF	Point No.9								
			< (\$1) <	13.800	24.900	12.700	23.600	12.700	23.600	12.700	23.600
Application			Point No.10								
instruction			Point No.1								
			< (\$1) <	12.700	24.200	11.900	23.300	11.900	23.300	11.900	23.300
		SM750	Point No.2								
		= ON	Point No.9								
			< (\$1) <	12.900	24.600	12.100	23.300	12.100	23.300	12.100	23.300
	SCL2 \$1 \$2 D		Point No.10								
			Point No.1								
			< (\$1) <	12.300	23.400	11.500	22.600	11.500	22.600	11.500	22.600
		SM750	Point No.2								
		= OFF	Point No.9								
			< (\$1) <	13.700	25.000	12.600	23.900	12.600	23.900	12.600	23.900
			Point No.10								
			Point No.1								
			< (\$1) <	12.600	23.800	11.800	22.900	11.800	22.900	11.800	22.900
		SM750	Point No.2								
		= ON	Point No.9								
			< (\$1) <	13.000	23.900	12.200	22.800	12.200	22.800	12.200	22.800
	DSCL2 \$1 \$2 D		Point No.10								
			Point No.1						04 :54	44.55	04 :==
		0.4	< (\$1) <	11.500	22.400	11.000	21.400	11.000	21.400	11.000	21.400
		SM750	Point No.2								
		= OFF	Point No.9			45.5.		,			
			< (\$1) <	13.900	24.900	12.800	23.600	12.800	23.600	12.800	23.600
			Point No.10								

						Pı	rocessin	g Time (µ	ıs)		
Category	Instruction	Cor	ndition (Device)	Q	03	Q04	/Q06	Q10/Q1	13/Q20/	Q50/	Q100
Category	instruction	001	idition (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	RSET	S	Standard RAM	3.000	6.300	2.700	5.900	2.700	5.900	2.700	5.900
			SRAM card	3.000	6.400	2.600	5.800	2.600	5.800	2.600	5.800
	QDRSET		ard to standard RAM	120.000	134.000	115.000	134.000	115.000	134.000	115.000	134.000
			RAM to SRAM card	533.000	560.000	520.000	553.000	520.000	553.000	520.000	553.000
	QCDSET		ard to standard ROM	306.000	346.000	305.000	346.000	305.000	346.000	305.000	346.000
	DATERD	Standard	ROM to SRAM card	311.000	342.000	300.000	334.000	300.000	334.000	300.000	334.000
	DATENR			3.200 4.900	5.000 9.700	2.500 4.100	4.200 8.900	2.500 4.100	4.200 8.900	2.500 4.100	4.200 8.900
	DAILWIX	No	o digit increase	5.100	8.000	4.700	6.600	4.700	6.600	4.700	6.600
	DATE +		Digit increase	5.700	8.000	4.600	6.500	4.600	6.500	4.600	6.500
			digit increase	5.800	8.500	4.600	7.000	4.600	7.000	4.600	7.000
	DATE -		Digit increase	5.700	7.400	4.600	6.500	4.600	6.500	4.600	6.500
	SECOND		_	2.600	3.900	2.200	3.400	2.200	3.400	2.200	3.400
	HOUR			2.900	4.800	2.400	4.300	2.400	4.300	2.400	4.300
		Comparison of specified	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
	LDDT =	date	In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		Comparison of current	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
		date	In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
			en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
	ANDDT=	date	In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison of current	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
Application		date	In non-conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
instruction		Wh	en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	ORDT=	date	In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		of current date	In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		Comparison of specified	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
	LDDT <>	date	In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		Comparison of current	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
		date	In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
			en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
	ANDDT<>	date	In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison of current	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
		date	In non-conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
			en not executed		0.008		0.038		0.038		0.038
		Comparison	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	ORDT<>	of specified date	In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		date	In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600

						Pı	ocessin	g Time (µ	ıs)		
Category	Instruction	Cor	dition (Device)	Q	03	Q04/	Q06	Q10/Q1	13/Q20/	Q50/	Q100
Category	ilistruction	Col	idition (Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		Comparison of specified	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
	LDDT>	date	In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		Comparison of current	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
	_	date	In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
			en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
	ANDDT>	date	In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison of current	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
		date In non-conductive status When not executed		5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
	Comparison of specified								0.036		0.036
			In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	ORDT> date Comparison of current date Comparison	In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800	
			In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
			In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		of specified	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
LE	LDDT<= -	date Comparison	In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		of current	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
Application		date	In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
instruction		When not executed			0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
	ANDDT<=	date	In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison of current	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
		date	In non-conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
			en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	ORDT<=	date	In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		date Comparison	In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		of specified	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
	LDDT<	date Comparison	In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		of current	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
		date	In non-conductive status en not executed	5.900	0.008	5.500	9.700	5.500	9.700 0.038	5.500	9.700
		Comparison	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
	ANDDT<	of specified date	In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
		of current date	In non-conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300

						Pı	ocessin	g Time (µ	ıs)		
Category	Instruction	Cor	ndition (Device)	Q		Q04/		Q10/Q1		Q50/	
outogory	moti dotion	001	iaition (Bevice)	UD(E		UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	,		en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
(ORDT<	date	In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		date	In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		Comparison of specified	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
	LDDT>=	date	In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		Comparison of current	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
		date In non-conductive status		5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
		Wh	en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
	ANDDT>=		In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
	Comparison of current date	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300	
		In non-conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300	
		Wh	When not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	ORDT>=	date	In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	·	Comparison of current	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
Application instruction		date	In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
		Comparison of specified	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	LDTM=	clock	In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		clock	In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		Wh	en not executed		0.008		0.038		0.038		0.038
		Comparison	In conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
	ANDTM=	of specified clock	In non-conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
	·	Comparison of current	In conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
		clock	In non-conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
		Wh	en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
	ORTM=	clock	In non-conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
		Comparison of current clock	In conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
		Comparison of specified	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	LDTM<>	clock	In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	LD I WI	Comparison of current	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		clock	In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500

								g Time (µ	,		
Category	Instruction	Cor	ndition (Device)	Q		Q04/		Q10/Q1		Q50/	
				UD(E	-	UD(E)		Q26UD(UDEH	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
			en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
	ANDTM<>	clock	In non-conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
		Comparison of current	In conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
		clock	In non-conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
			en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
	ORTM<>	clock	In non-conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
		Comparison of current	In conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
		clock	In non-conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
	Comparison of specified	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800	
	LDTM> Co	clock	In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		clock	In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
			en not executed		0.008		0.038		0.038		0.038
Application		Comparison of specified	In conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
instruction	ANDTM>	clock	In non-conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
		Comparison of current	In conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
		clock	In non-conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
			en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
	ORTM>	clock	In non-conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
		Comparison of current	In conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
		clock	In non-conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
		Comparison of specified	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	LDTM<=	clock	In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		clock	In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
			en not executed		0.008		0.038		0.038		0.038
		Comparison of specified	In conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
	ANDTM<=	clock	In non-conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
		Comparison of current	In conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
		clock	In non-conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500

								g Time (µ	•		
Category	Instruction	Coi	ndition (Device)	Q(UD(E		Q04/ UD(E)		Q10/Q1 Q26UD(13/Q20/ E)HCPU	Q50/0 UDEH	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
		Wh	en not executed		0.008		0.038		0.038		0.038
		Comparison	In conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
	ORTM<=	of specified clock	In non-conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
		Comparison of current	In conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
		clock	In non-conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
		Comparison of specified	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	LDTM<	clock	In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		clock	In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		When not executed			0.480		0.320		0.240		0.240
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
	ANDTM<	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
			en not executed		0.480		0.320		0.240		0.240
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
	ORTM<	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
Application		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
instruction		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
		Comparison of specified	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	LDTM<	clock	In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		clock	In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
		Wh	en not executed		0.480		0.320		0.240		0.240
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
	ANDTM<	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
		Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
			en not executed	1	0.480	1	0.320		0.240	1	0.240
		Comparison of specified	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
	ORTM<	clock	In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
	Compariso of curren	Comparison of current	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
		clock	In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
	S.DATERD			9.250	51.000	9.250	51.000	9.250	51.000	9.250	51.000
	S.DATE +		o digit increase	16.800	75.400	16.800	75.400	16.800	75.400	16.800	75.400
			Digit increase	16.800	75.400	16.800	75.400	16.800	75.400	16.800	75.400
	S.DATE -		o digit increase	17.600 16.900	75.300 75.300	17.600 16.900	75.300 75.300	17.600 16.900	75.300 75.300	17.600 16.900	75.300 75.300
	<u> </u>	<u> </u>	Digit increase	10.900	13.300	10.900	13.300	10.900	13.300	10.900	13.300

						Pı	rocessin	g Time (µ	ıs)		
0-4		0 1141	(D!)	Q	03	Q04	/Q06	Q10/Q1	13/Q20/	Q50/	Q100
Category	Instruction	Condition	(Device)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	HCPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	PSTOP	_		82.200	199.000	82.200	199.000	82.200	199.000	82.200	199.000
	POFF	_		82.600	198.000	82.600	198.000	82.600	198.000	82.600	198.000
	PSCAN	_		83.600	200.000	83.600	200.000	83.600	200.000	83.600	200.000
	WDT	_		2.900	12.000	2.900	12.000	2.900	12.000	2.900	12.000
	DUTY	_		7.700	27.500	7.700	27.500	7.700	27.500	7.700	27.500
	TIMCHK	_		5.350	24.500	5.350	24.500	5.350	24.500	5.350	24.500
	70000	File register of s	tandard RAM	4.100	4.200	4.100	4.200	4.100	4.200	4.100	4.200
	ZRRDB	File register of	File register of SRAM card			_					
	ZDWDD	File register of standard RAM File register of SRAM card — — — — —		5.400	5.500	5.400	5.500	5.400	5.500	5.400	5.500
	ZRWRB			_		_					
	ADRSET			2.400	6.650	2.400	6.650	2.400	6.650	2.400	6.650
	ZPUSH			9.200	20.500	9.200	20.500	9.200	20.500	9.200	20.500
	ZPOP			9.000	15.500	9.000	15.500	9.000	15.500	9.000	15.500
		When mounting C	When mounting CC-Link module			10.000		40.000		40.000	
		(Master stat	tion side)	19.600	26.500	19.300	26.000	19.300	26.000	19.300	26.000
		When mounting C	When mounting CC-Link module		00.500	10 100	00.000	40.400	00.000	40.400	00.000
		(Local stati	on side)	19.600	26.500	19.100	26.200	19.100	26.200	19.100	26.200
		When selecting	MELSECNET/								
		H refresh only (control station side)									
				53.500	73.500	53.000	72.700	53.000	72.700	53.000	72.700
		When selecting	CC-Link IE	33.300	73.300	33.000	72.700	33.000	72.700	33.000	72.700
		Controller Netw	ork refresh								
		only (control sta	ition side)								
	S.ZCOM	When selecting	MELSECNET/								
Application	0.200	H refresh only (normal station								
instruction		side)		29.800	61.100	29.800	60.800	29.800	60.800	29.800	60.800
		When selecting									
		Controller Netw									
		only (normal sta									
		When selecting C		0.4.500		0.4.000	======	04.000		0.4.000	
		Network refresh		31.500	60.000	31.000	58.000	31.000	58.000	31.000	58.000
		station When selecting C	/								
		Network refres		31.500	60.000	31.000	58.000	31.000	58.000	31.000	58.000
		station	• •	31.500	00.000	31.000	36.000	31.000	36.000	31.000	56.000
	S.RTREAD	Station	side)	8.200	20.500	7.400	19.000	7.400	19.000	7.400	19.000
	S.RTWRITE	_		8.700	21.500	8.300	19.800	8.300	19.800	8.300	19.800
	O.I.C. WICH	n2 =	1	4.000	8.400	3.700	8.000	3.700	8.000	3.700	8.000
	UNIRD n1 D n2	n2 =		12.500	17.000	12.200	16.600	12.200	16.600	12.200	16.600
	TYPERD	112 -	10	29.800	53.000	29.500	52.300	29.500	52.300	29.500	52.300
	TRACE	Star	+	46.600	48.300	43.800	44.700	43.800	44.700	43.800	44.700
	TRACE	Slai	•	3.300	6.800	2.600	6.000	2.600	6.000	2.600	6.000
				11.300	16.800	9.200	15.100	9.200	15.100	9.200	15.100
				120.700	127.100	61.000	68.600	61.000	68.600	61.000	68.600
	RBNOV (S) (D) n			11.200	16.700	9.400	15.600	9.400	15.600	9.400	15.600
		When SRAM 1 point card is used 1000 points		180.700	187.100	165.000	172.600	165.000	172.600	165.000	172.600
	SP.FWRITE	July 13 useu	1000 points	6.700	11.100	6.000	10.400	6.000	10.400	6.000	10.400
	SP.FREAD			5.900	11.000	5.400	10.400	5.400	10.400	5.400	10.400
	SP.DEVST			4.500	36.500	4.000	34.500	4.000	34.500	4.000	34.500
	S.DEVLD	_									17.000
	S.DEVLD			11.000	17.800	10.000	17.000	10.000	17.000	10.000	17.000

						Pı	rocessin	g Time (μ	s)		
0-4	l., . 4 4!	0		Q	03	Q04	/Q06	Q10/Q1	13/Q20/	Q50/	Q100
Category	Instruction	Condition (D	Jevice)	UD(E)CPU	UD(E)	HCPU	Q26UD(E)HCPU	UDE	ICPU
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
	S.TO	Writing to host	n4 = 1	34.700	34.900	33.500	34.400	33.500	34.400	33.500	34.400
	n1 n2 n3 n4 D	CPU shared memory	n4 = 320	85.900	87.600	75.200	75.500	75.200	75.500	75.200	75.500
	то	Writing to host	n3 = 1	4.700	23.800	5.200	23.300	5.200	23.300	5.200	23.300
	n1 n2 🕲 n3	CPU shared memory	n3 = 320	57.500	76.200	47.100	64.500	47.100	64.500	47.100	64.500
	DTO	Writing to host	n3 = 1	5.300	23.800	5.800	23.300	5.800	23.300	5.800	23.300
NA district	n1 n2 🕲 n3	CPU shared memory	n3 = 320	111.300	128.400	91.500	108.500	91.500	108.500	91.500	108.500
Multiple	'	Reading from	n3 = 1	5.000	23.800	4.300	23.300	4.300	23.300	4.300	23.300
dedicated	FROM	host CPU shared memory	n3 = 320	51.400	65.600	44.400	60.700	44.400	60.700	44.400	60.700
instruction	n1 n2 ① n3	Reading from	n3 = 1	11.600	17.700	10.600	13.900	10.600	13.900	10.600	13.900
		other CPU	n3 = 320	142.000	160.000	142.000	149.000	142.000	149.000	142.000	149.000
		shared memory	n3 = 1000	431.000	463.000	422.000	448.000	422.000	448.000	422.000	448.000
		Reading from	n3 = 1	5.200	23.800	5.600	23.300	5.600	23.300	5.600	23.300
	DFRO	host CPU shared memory	n3 = 320	96.400	113.200	83.600	100.800	83.600	100.800	83.600	100.800
	n1 n2 D n3	Reading from	n3 = 1	12.900	20.800	12.200	17.100	12.200	17.100	12.200	17.100
		other CPU	n3 = 320	277.000	299.000	274.000	291.000	274.000	291.000	274.000	291.000
		shared memory	n3 = 1000	838.000	860.000	835.000	857.000	835.000	857.000	835.000	857.000
	D.DDWR		n=1	34.700	34.900	33.500	34.400	33.500	34.400	33.500	34.400
	n §1 §2 ©1 ©2		n=16	85.900	87.600	75.200	75.500	75.200	75.500	75.200	75.500
	110000	Writes devices	n=96	5.600	10.200	3.300	9.900	3.300	9.900	3.300	9.900
Multiple	DP.DDWR	to another CPU.	n=1	36.700	42.400	34.300	39.200	34.300	39.200	34.300	39.200
CPU	n \$1 \$2 @1 @2		n=16	5.000	12.100	3.100	10.500	3.100	10.500	3.100	10.500
high-speed			n=96	59.100	66.800	55.300	65.100	55.300	65.100	55.300	65.100
dedicated	D.DDRD		n=1	3.300	12.700	2.400	9.600	2.400	9.600	2.400	9.600
	n \$1 \$2 @1 @2	Reads devices	n=16	50.900	64.400	45.200	48.200	45.200	48.200	45.200	48.200
		from another	n=96	11.600	17.700	10.600	13.900	10.600	13.900	10.600	13.900
	DP.DDRD	CPU.	n=1 n=16	142.000 431.000	160.000 463.000	142.000 422.000	149.000 448.000	142.000 422.000	149.000 448.000	142.000 422.000	149.000 448.000
	n §1 §2 ©1 ©2		n=16	6.700	12.600	2.800	9.900	2.800	9.900	2.800	9.900
			11-30	0.700	12.000	2.000	9.900	2.000	9.900	2.000	9.900

Remark

The instructions for which a rise execution instruction ($\square P$) is not specified, the processing time is the same as an ON execution instruction.

Example WORDP instruction and TOP instruction

- (2) Table of the time to be added when file register, extended data register, extended link register, module access device, and link direct device are used
 - (a) When using Q00UJCPU, Q00UCPUI, Q01UCPU and Q02UCPU

			Device		Processing	j Time (μs)			
Device	name	Data	Specification Location	Q00UJCPU	Q00UCPU	Q01UCPU	Q02UCPU		
		Bit	Source	0.100	0.100	0.100	0.100		
		J.,	Destination	0.100	0.100	0.100	0.100		
	When standard	Word	Source	0.100	0.100	0.100	0.100		
	RAM is used	vvoid	Destination	0.100	0.100	0.100	0.100		
		Double word	Source	0.100	0.100	0.100	0.200		
		Bouble Word	Destination	0.100	0.100	0.100	0.200		
		Bit	Source	_	_	_	0.220		
	When SRAM		Destination	_	_	_	0.180		
File register (R)	card is used	Word	Source	_	_	_	0.220		
Tile register (IX)	$({\sf Q2MEM-1MBS},$	VVOIG	Destination			_	0.180		
	Q2MEM-2MBS)	Daublaward	Source	_	_	_	0.440		
		Double word	Destination	_	_	_	0.380		
		Dit	Source	_	_	_	0.160		
	When SRAM	Bit -	Destination	_	_	_	0.140		
	card is used	\\/a ad	Source	_	_	_	0.160		
	(Q3MEM-4MBS,	Word	Destination	_	_	_	0.140		
	Q3MEM-8MBS)	Double word	Source	_	_	_	0.320		
	,		Destination	_	_	_	0.300		
		Б.,	Source	0.120	0.120	0.120	0.120		
		Bit -	Destination	0.120	0.120	0.120	0.120		
	When standard		Source	0.120	0.120	0.120	0.120		
	RAM is used	Word	Destination	0.120	0.120	0.120	0.120		
				Source	0.120	0.120	0.120	0.220	
		Double word	Destination	0.120	0.120	0.120	0.220		
			Source	_	_	_	0.240		
	When SRAM		_	Bit	Destination	_	_	_	0.200
	card is used		Source	_	_	_	0.240		
File register (ZR)	(Q2MEM-1MBS,	Word	Destination	_	_	_	0.200		
	Q2MEM-2MBS)		Source	_	_	_	0.460		
		Double word	Destination	_	_	_	0.400		
			Source	_	_	_	0.180		
	When SRAM	Bit -	Destination	_	_	_	0.160		
	card is used		Source	_	_	_	0.180		
	(Q3MEM-4MBS,	Word	Destination	_	_	_	0.160		
	Q3MEM-8MBS)		Source	_	_	_	0.340		
	,	Double word	Destination	_	_	_	0.320		
		Bit	Source				12.000		
			Destination				17.300		
Module access de	fodule access device Jn\G□, U3En\G0 to G4095)		Source				9.700		
			Destination				33.000		
(OMOLI, COLINGO			Source				24.200		
		Double word	Destination				34.800		
			Source	70.900	70.900	70.900	46.200		
		Bit	Destination	120.100	120.100	120.100	75.000		
Link direct device			Source	68.400	68.400	68.400	44.800		
Link direct device (Jn\□)	Word	Destination	53.700	53.700	53.700	33.600			
(311)		 	Source	75.600	75.600	75.600	60.300		
		Double word							
			Destination	58.900	58.900	58.900	41.900		

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q20UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

when standard RAM is used When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit - Double word - Bit - Double Double	Specification Location Source Destination Source Destination Source Destination Source Destination Source Destination Source Destination Destination	Q03UD(E) CPU 0.100 0.100 0.100 0.200 0.200 0.220 0.180	0.048 0.048 0.048 0.038 0.048 0.038 0.095 0.086	Q10/Q13/Q20/ Q26UD(E)HCPU 0.048 0.038 0.048 0.038 0.095 0.086	0.048 0.048 0.048 0.048 0.048 0.095	
When SRAM card is used (Q2MEM-1MBS,	Word - Double word Bit -	Source Destination Source Destination Source Destination Source Destination Source Destination Source	0.100 0.100 0.100 0.100 0.200 0.200 0.220	0.048 0.038 0.048 0.038 0.095 0.086	0.048 0.038 0.048 0.038 0.095 0.086	0.048 0.038 0.048 0.038 0.095	
When SRAM card is used (Q2MEM-1MBS,	Word - Double word Bit -	Destination Source Destination Source Destination Source Destination Source Destination Source	0.100 0.100 0.100 0.200 0.200 0.220	0.038 0.048 0.038 0.095 0.086	0.038 0.048 0.038 0.095 0.086	0.038 0.048 0.038 0.095	
When SRAM card is used (Q2MEM-1MBS,	Word - Double word Bit -	Source Destination Source Destination Source Destination Source Destination	0.100 0.100 0.200 0.200 0.220	0.048 0.038 0.095 0.086	0.048 0.038 0.095 0.086	0.048 0.038 0.095	
When SRAM card is used (Q2MEM-1MBS,	Double word Bit -	Destination Source Destination Source Destination Source	0.100 0.200 0.200 0.220	0.038 0.095 0.086	0.038 0.095 0.086	0.038 0.095	
When SRAM card is used (Q2MEM-1MBS,	Double word Bit -	Source Destination Source Destination Source	0.200 0.200 0.220	0.095 0.086	0.095 0.086	0.095	
card is used (Q2MEM-1MBS,	word Bit Word	Destination Source Destination Source	0.200 0.220	0.086	0.086		
card is used (Q2MEM-1MBS,	Bit -	Source Destination Source	0.220			0.086	
card is used (Q2MEM-1MBS,	Word -	Destination Source		0.200		0.000	
card is used (Q2MEM-1MBS,	Word -	Source	0.180		0.200	0.200	
(Q2MEM-1MBS,				0.162	0.162	0.162	
•		Destination	0.220	0.200	0.200	0.200	
Q2MEM-2MBS)	Double		0.180	0.162	0.162	0.162	
	L	Source	0.440	0.399	0.399	0.399	
	word	Destination	0.380	0.361	0.361	0.361	
	D::	Source	0.160	0.152	0.152	0.152	
When SRAM	Bit -	Destination	0.140	0.133	0.133	0.133	
card is used	10.	Source	0.160	0.152	0.152	0.152	
(Q3MEM-4MBS,	Word	Destination	0.140	0.133	0.133	0.133	
Q3MEM-8MBS)	Double	Source	0.320	0.304	0.304	0.304	
,	word	Destination	0.300	0.295	0.295	0.295	
		Source	0.120	0.057	0.057	0.057	
	Bit -	Destination	0.120	0.048	0.048	0.048	
When standard			0.120	0.057	0.057	0.057	
RAM is used	Word	Destination	0.120	0.048	0.048	0.048	
	Double	Source	0.220	0.105	0.105	0.105	
	word	Destination	0.220	0.095	0.095	0.095	
		Source	0.240	0.209	0.209	0.209	
When SRAM	Bit -	Destination	0.200	0.171	0.171	0.171	
card is used		Source	0.240	0.209	0.209	0.209	
(Q2MEM-1MBS,	Word	Destination	0.200	0.171	0.171	0.17	
Q2MEM-2MBS)	Double	Source	0.460	0.409	0.409	0.409	
,	word	Destination	0.400	0.371	0.371	0.37	
		Source	0.180	0.162	0.162	0.162	
When SRAM	Bit -	Destination	0.160	0.143	0.143	0.143	
						0.162	
	Word		0.160	0.143	0.143	0.143	
Q3MEM-8MBS)	Double		0.340	0.314	0.314	0.314	
,	word		0.320	0.304	0.304	0.304	
		Source	11.700	11.200	11.200	11.200	
	Bit -	Destination	15.400	15.300	15.300	15.300	
evice			9.460			9.410	
Module access device (Un\G□, U3En\G0 to G4095) Link direct device (Jn\□)	Word -		19.000	19.000	19.000	19.000	
	Double		11.000	10.900	10.900	10.900	
	word	Destination	18.800	18.700	18.700	18.700	
			Source	32.700	31.300		31.300
	Bit -					51.800	
						30.100	
	Word					28.400	
	Double					38.400	
	_					34.300	
, , ,	card is used (Q3MEM-4MBS, Q3MEM-8MBS) When standard RAM is used When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)	card is used (Q3MEM-4MBS, Q3MEM-8MBS) Double word Bit When standard RAM is used Word Double word When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) Double word When SRAM card is used (Q3MEM-4MBS, Q3MEM-4MBS, Q3MEM-8MBS) Double word Bit Word Bit Word Bit Double word Word Bit Bit Bit Bit Bit Bit Bit Bi	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) When standard RAM is used When SRAM card is used When standard RAM is used When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) When SRAM card is used (Q2MEM-4MBS, Q3MEM-8MBS) When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) Word Double word Word Destination Bit Source Destination Source Destination Bit Source Destination Bit Source Destination Bit Source Destination Source Destination Double Source Destination	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) Destination Destination Destination Destination Double Source Destination Double Source Destination Double Source Destination Destinat	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) Destination 0.140 0.133 Q3MEM-4MBS, Q3MEM-8MBS) Double word Source 0.320 0.304 When standard RAM is used Bit Source 0.120 0.057 When SRAM card is used (Q2MEM-1MBS, Q2MEM-8MBS) Bit Source 0.120 0.048 Word (Q3MEM-4MBS, Q3MEM-8MBS) Bit Source 0.220 0.057 Word (Q3MEM-8MBS) Bit Source 0.220 0.048 Word (Q2MEM-1MBS, Q2MEM-3MBS) Bit Source 0.240 0.209 When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) Bit Source 0.460 0.409 Word (Q3MEM-8MBS) Double Source 0.180 0.162 Destination (Q3MEM-8MBS) Double Source <td>When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) Destination 0.140 0.133 0.133 0.133 Word (Q3MEM-8MBS) Double word Source 0.160 0.152 0.152 0.152 Double word Double Destination 0.140 0.133 0.133 0.133 When Standard RAM is used Bit Destination 0.300 0.295 0.295 0.295 When Standard RAM is used Bit Double Source 0.120 0.057 0.057 0.057 When SRAM Card is used (Q2MEM-1MBS, Q2MEM-1MBS, Q2MEM-2MBS) Bit Double Source 0.220 0.048 0.048 Word (Q3MEM-4MBS, Q3MEM-8MBS) Double Source 0.240 0.209 0.209 Word (Q3MEM-4MBS, Q3MEM-8MBS) Bit Destination 0.200 0.171 0.171 0.171 Word (Q3MEM-8MBS) Double Word Destination 0.200 0.171 0.171 0.171 0.171 When SRAM Card is used (Q3MEM-8MBS) Bit Destination D.160 0.143 0.143 0.143 Word (Q3MEM-8MBS) Double Source D.180 0.162 0.162 0.</td>	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) Destination 0.140 0.133 0.133 0.133 Word (Q3MEM-8MBS) Double word Source 0.160 0.152 0.152 0.152 Double word Double Destination 0.140 0.133 0.133 0.133 When Standard RAM is used Bit Destination 0.300 0.295 0.295 0.295 When Standard RAM is used Bit Double Source 0.120 0.057 0.057 0.057 When SRAM Card is used (Q2MEM-1MBS, Q2MEM-1MBS, Q2MEM-2MBS) Bit Double Source 0.220 0.048 0.048 Word (Q3MEM-4MBS, Q3MEM-8MBS) Double Source 0.240 0.209 0.209 Word (Q3MEM-4MBS, Q3MEM-8MBS) Bit Destination 0.200 0.171 0.171 0.171 Word (Q3MEM-8MBS) Double Word Destination 0.200 0.171 0.171 0.171 0.171 When SRAM Card is used (Q3MEM-8MBS) Bit Destination D.160 0.143 0.143 0.143 Word (Q3MEM-8MBS) Double Source D.180 0.162 0.162 0.	

Appendix 1.5 Operation Processing Time of LCPU

The processing time for the individual instructions are shown in the table on the following pages.

Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.

Appendix 1.5.1 Subset instruction processing time

The following describes the subset instruction processing time.



- (1) The processing time shown in "(1) Subset instruction processing time table" applies when the device used in an instruction meets the device condition for subset processing (For device condition triggering subset processing, refer to Page 102, Section 3.5.1).
- (2) When using a file resister (R, ZR), extended data register (D), and extended link register (W), add the processing time shown in (2) to that of the instruction.
- (3) When using an F,T(ST),C device with an OUT/SET/RST instruction, add the processing time for each instruction, with reference to the adding time in (3).
- (4) Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.

(1) Subset instruction processing time table

(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

					Processing	g Time (µs)	
Category	Instruction	Cond	lition (Device)	L02CPU,	L02CPU-P	L26CPU-BT,	L26CPU-PBT
				Min.	Max.	Min.	Max.
	LD						
	LDI						
	AND						
	ANI						
	OR						
	ORI	Wh	en executed		0.040		0.0095
	LDP	VVII	CIT CACCUICU		0.040		0.0093
	LDF						
	ANDP						
	ANDF						
	ORP						
0	ORF						
Sequence	LDPI	\/\h	en executed		0.120		0.0285
instruction	LDFI	VVII	en executed		0.120		0.0203
	ANDPI						
	ANDFI	Wh	en executed		0.160		0.038
	ORPI		CIT CXCOULCU		0.100		0.000
	ORFI						
	OUT		n not changed		0.040		0.0095
	001		en changed		0.010		0.0000
	OUT H		n not changed		0.040		0.0095
	00111	Wh	en changed		0.0.0		0.0000
	SET	Wher	n not executed				
	RST	When executed	When not changed		0.040		0.0095
	NOT		When changed				
	LD=	In cor	nductive status		0.120		0.0285
Basic	LD-	In non-c	conductive status		0.120		0.0203
instruction		Wher	n not executed				
in Struction	AND=	When executed		0.120		0.0285	
		vviien executed	In non-conductive status				

				Processing Time (μs)				
Category	Instruction	Cond	lition (Device)	L02CPU,	L02CPU-P	L26CPU-BT,	L26CPU-PBT	
				Min.	Max.	Min.	Max.	
		When	n not executed		•		•	
	OR=	When executed	In conductive status		0.120		0.0285	
		When executed	In non-conductive status					
	LDa	In co	nductive status		0.400		0.0005	
	LD<>	In non-	conductive status		0.120		0.0285	
		When	n not executed					
	AND<>	M/h a n a va a v ta d	In conductive status		0.120		0.0285	
		When executed	In non-conductive status					
		When	n not executed					
	OR<>	140	In conductive status		0.120		0.0285	
		When executed	In non-conductive status					
		In co	nductive status					
	LD>	In non-c	conductive status		0.120		0.0285	
		When	n not executed					
	AND>		In conductive status		0.120		0.0285	
		When executed	In non-conductive status	=				
		When	n not executed					
	OR>		In conductive status		0.120		0.0285	
		When executed	In non-conductive status					
		In co	nductive status					
	LD<=		conductive status		0.120		0.0285	
			n not executed					
	AND<=	******	In conductive status		0.120		0.0285	
		When executed	In non-conductive status	0.120			0.0200	
		When	n not executed					
	OR<=	VVIICI	In conductive status	0.120			0.0285	
Basic	UK\-	When executed	In non-conductive status		0.120		0.0263	
instruction		In co.	nductive status					
	LD<		conductive status		0.120		0.0285	
			n not executed					
	AND<	vviiei	In conductive status	0.120			0.0285	
	AND	When executed			0.120		0.0265	
		\\/ha	In non-conductive status not executed					
	00.4	vvriei			0.400		0.0005	
	OR<	When executed	In conductive status		0.120		0.0285	
		le se	In non-conductive status					
	LD>=		nductive status		0.120		0.0285	
			conductive status					
	ANID	vvnei	n not executed		0.400			
	AND>=	When executed	In conductive status		0.120		0.0285	
		NA/In an	In non-conductive status					
	OD:	vvnei	n not executed		0.400			
	OR>=	When executed	In conductive status		0.120		0.0285	
			In non-conductive status					
	LDD=		nductive status		0.120		0.0285	
			conductive status					
		When	n not executed					
	ANDD=	When executed	In conductive status		0.120		0.0285	
			In non-conductive status					
		When	n not executed					
	ORD=	When executed	In conductive status	0.120		0.028		
			In non-conductive status					
	LDD<>	In co	nductive status		0.120		0.0285	
		In non-	conductive status					

				Processing Time (μs)				
Category	Instruction	Cond	lition (Device)	L02CPU,	L02CPU-P	L26CPU-BT,	_26CPU-PBT	
				Min.	Max.	Min.	Max.	
		When	n not executed					
	ANDD<>	When executed	In conductive status		0.120		0.0285	
			In non-conductive status					
		When	n not executed					
	ORD<>	When executed	In conductive status		0.120		0.0285	
		 	In non-conductive status					
	LDD>		nductive status	0.120			0.0285	
			conductive status n not executed					
	ANDD>	VVIICI	In conductive status	0.120			0.0285	
	7.11.55	When executed	In non-conductive status		0.120		0.0200	
		When	n not executed					
	ORD>		In conductive status		0.120		0.0285	
		When executed	In non-conductive status	_				
	LDD 4-	In cor	nductive status		0.400		0.0005	
	LDD<=	In non-o	conductive status		0.120		0.0285	
		When	n not executed					
	ANDD<=	When executed	In conductive status		0.120		0.0285	
	,	When executed	In non-conductive status					
		When	n not executed					
	ORD<=	When executed	In conductive status	0.120			0.0285	
			In non-conductive status					
	LDD<		nductive status		0.120		0.0285	
			conductive status					
	ANDD<	vvnei	n not executed In conductive status	0.120			0.0285	
		When executed	In non-conductive status				0.0265	
Basic		When	n not executed					
instruction	ORD<	VVIICI	In conductive status	0.120			0.0285	
	ORD<	When executed	In non-conductive status					
		In coi	nductive status					
	LDD>=	In non-c	conductive status		0.120		0.0285	
		When	n not executed					
	ANDD>=	When executed	In conductive status	0.120			0.0285	
		When executed	In non-conductive status					
		When	n not executed					
	ORD>=	When executed	In conductive status		0.120		0.0285	
			In non-conductive status					
	+ (S) (D)	Wh	en executed		0.120		0.0285	
	+ \$1 \$2 D	Wh	en executed		0.160		0.038	
	- S D	Wh	en executed		0.120		0.0285	
	- (S1) (S2) (D)	Wh	en executed		0.160		0.038	
	D + S D	Wh	en executed		0.120		0.0285	
	D + §1 §2 D		en executed		0.160		0.038	
	D - S D		en executed		0.120		0.0285	
	D - \$1 \$2 D	Wh	en executed		0.160		0.038	
	* §1) §2 (D)	Wh	en executed		0.180		0.057	
	/ §1 §2 D	Wh	en executed		0.280		0.105	
	D * \$1 \$2 D	Wh	en executed		0.260		0.095	
	D/ §1 §2 D	Wh	en executed		0.400		0.162	
				2 100	1	2 000		
	B+SD		en executed	3.100	6.800	2.900	4.100	
	B + \$1 \$2 D	Wh	en executed	4.800	8.900	4.200	5.900	

				Processing Time (μs)				
Category	Instruction	Cond	lition (Device)	L02CPU, I	_02CPU-P	L26CPU-BT, L	26CPU-PBT	
				Min.	Max.	Min.	Max.	
	B - S D	Wh	en executed	3.100	6.800	2.900	4.100	
	B - \$1 \$2 D	Wh	en executed	4.800	8.900	4.200	4.600	
	B * \$1 \$2 D	Wh	en executed	3.900	7.400	3.400	4.800	
	B/ \$1 \$2 D	Wh	en executed	3.900	8.500	3.700	5.200	
			S = 0, D = 0		0.180		0.057	
	E+SD	Single precision	\bigcirc S = 2^{127} , \bigcirc = 2^{127}		0.180		0.057	
			§1 = 0, §2 = 0		0.220		0.0665	
	E + \$1 \$2 D	Single precision			0.220		0.0665	
			S = 0, D = 0		0.180		0.057	
	E-SD	Single precision	•					
			\bigcirc = 2 ¹²⁷ , \bigcirc = 2 ¹²⁷		0.180		0.057	
	E - \$1 \$2 D	Single precision	§1) = 0, §2) = 0		0.220		0.0665	
	_ 0 0 0	ŭ .	$(3) = 2^{127}, (3) = 2^{127}$		0.220		0.0665	
	E * §1 §2 D	Single precision	§1 = 0, §2 = 0		0.180		0.057	
		enigio prodicion	§1) = 2^{127} , §2) = 2^{127}		0.180		0.057	
	E/ \$1 \$2 D	Single precision	$\$1 = 2^{127}, \$2 = 2^{127}$	3.900	8.500		0.285	
	INC		When executed		0.080		0.019	
	DINC		en executed	0.080			0.019	
	DEC		en executed		0.080		0.019	
	DDEC		en executed		0.080		0.019	
	BCD	Wh	en executed		0.160		0.057	
	DBCD	Wh	en executed		0.240		0.095	
Basic	BIN		en executed		0.100		0.0285	
instruction	DBIN	Wh	en executed		0.100		0.0285	
	FLT	Single precision	S = 0		0.100		0.0475	
		Single prodictor	S = 7FFF _H	0.140		0.		
	DFLT	Single precision	<u>S</u> = 0	0.140		0.		
	DILI	Single precision	S = 7FFFFFF _H		0.140		0.0475	
	INIT	Oin at a man airin a	(S) = 0		0.140		0.0475	
	INT	Single precision	S = 32766.5		0.140		0.0475	
			S = 0		0.140		0.0475	
	DINT	Single precision	© = 1234567890.3		0.140		0.0475	
	MOV				0.080		0.019	
	DMOV				0.080		0.019	
	EMOV				0.080		0.019	
	CML				0.080		0.019	
	DCML		_		0.080		0.019	
		CM227-ON	n=1	3.600	4.100	2.900	3.200	
	BMOV	SM237=ON	n=96	4.500	4.700	3.400	3.700	
	DIVIOV	SM237=OFF	n=1	5.000	7.400	4.200	5.500	
		3101237-011	n=96	6.000	7.900	4.700	6.000	
		SM237=ON	n=1	5.900	6.800	2.800	3.200	
	FMOV	GWI237 - GIV	n=96	6.300	11.000	3.000	5.200	
	I WIO V	SM237=OFF	n=1	7.000	8.000	3.400	3.800	
		5141201 -011	n=96	5.200	6.900	3.600	5.800	
	XCH			2.100	4.100	1.800	2.300	
	DXCH			2.200	4.200	2.100	2.900	

					Processing Time (µs)				
Category	Instruction	Cond	lition (Device)	L02CPU, I	_02CPU-P	L26CPU-BT,	L26CPU-PBT		
				Min.	Max.	Min.	Max.		
		SM237=ON	n=1	2.000	3.200	1.750	1.750		
	DFMOV	3101237 - 014	n=96	5.600	6.100	3.650	4.150		
Basic	BI WOV	SM237=OFF	n=1	2.900	4.600	2.250	3.150		
instruction			n=96	6.100	8.200	4.200	5.500		
	CJ			2.100	2.900	1.100	2.400		
	SCJ JMP			2.100	2.900	1.100	2.400		
		\A/I-		2.100	2.900	1.100	2.400		
	WAND S D		en executed		0.120		0.0285		
	WAND (\$1) (\$2) (D)		en executed		0.160		0.038		
	DAND S D	Wh	en executed		0.120		0.0285		
	DAND \$1 \$2 D	Wh	en executed		0.160		0.038		
	WOR S D	Wh	en executed		0.120		0.0285		
	WOR \$1 \$2 D	Wh	en executed		0.160		0.038		
	DOR S D	Wh	en executed		0.120		0.0285		
	DOR \$1 \$2 D	Wh	en executed		0.160		0.038		
	WXOR ® D	Wh	en executed		0.120		0.0285		
	WXOR (§1) (§2) (D)	Wh	en executed		0.160		0.038		
	DXOR S D		en executed		0.120		0.0285		
	DXOR (§) (§) (D)		en executed		0.160		0.038		
	WXNR S D		en executed		0.120		0.0285		
	WXNR \$1 \$2 D		en executed		0.160		0.038		
	DXNR ® ®	Wh	en executed		0.120		0.0285		
	DXNR \$1 \$2 D	Wh	en executed		0.160		0.038		
	ROR ① n	n = 1		2.200	4.900	1.700	2.500		
	NON ® II		n = 15	2.200	4.900	1.700	2.500		
Application	RCR ① n	n = 1		2.100 2.100	4.800 4.800	1.700 1.700	3.200		
Application instruction			n = 15 n = 1		4.800	1.800	3.200		
motraction	ROL ® n		n = 15	2.100 2.100	4.800		3.200		
			n = 1	2.100	5.200	1.800	2.200		
	RCL ① n	n = 15		2.100	5.200	1.800	2.200		
	DROR ® n		n = 1	2.200	5.200	1.900	2.700		
	DROR ® II		n = 31	2.200	5.200	1.900	2.700		
	DRCR ① n		n = 1	2.200	5.900	1.900	4.200		
			n = 31	2.200	5.900	1.900	4.200		
	DROL ① n		n = 1 n = 31	2.200 2.200	4.900 4.900	1.800 1.800	3.300 3.300		
	_		n = 1	2.200	5.900	1.900	3.800		
	DRCL ① n		n = 31	2.200	5.900	1.900	3.800		
	(6)		n = 1	2.200	4.600	1.700	2.600		
	SFR D n		n = 15	2.200	4.600	1.700	2.600		
	SFL ① n		n = 1	2.200	4.600	1.800	2.700		
	5.2 - 11		n = 15	2.200	4.600	1.800	2.700		
	DSFR n		n = 1	2.200	6.100	2.200	4.300		
		n = 96		33.400 2.200	38.100 6.100	23.900 2.100	26.100 4.000		
	DSFL ① n	n = 1 n = 96		33.500	38.000	23.700	25.800		
			S = 0	3.000	4.800	2.900	3.600		
	SUM								
	050		= FFFF _H	3.000	4.900	2.900	3.600		
	SEG	Wh	en executed	1.700	3.600	1.500	2.100		

			Processing Time (μs)					
Category	Instruction	Condition (Device)	L02CPU, I	_02CPU-P	L26CPU-BT, L26CPU-PBT			
			Min.	Max.	Min.	Max.		
	FOR	_	1.300	3.200	0.870	2.100		
Application	CALL Pn	Internal file pointer	2.600	4.000	2.300	3.600		
instruction	OALLTII	Common pointer	4.600	13.500	3.200	4.900		
	CALL Pn 🗐 to 🗐	_	31.200	36.000	26.100	29.300		



For the instructions for which a leading edge instruction ($\square P$) is not described, the processing time is the same as an ON execution instruction.

Example MOVP instruction, WANDP instruction etc.

- (2) Table of the time to be added when file register, extended data register, and extended link register are used
 - (a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

			Device	Processing	j Time (μs)
Device	e name	Data	Specification	L02CPU,	L26CPU-BT,
			Location	L02CPU-P	L26CPU-PBT
		Bit	Source	0.100	0.048
File register (R)	When standard RAM is used	DIL	Destination	0.220	0.038
		Word	Source	0.100	0.048
		vvoid	Destination	0.100	0.038
		Double word	Source	0.200	0.095
			Destination	0.200	0.086
		Bit	Source	0.140	0.057
File register (ZD)		Bit	Destination	0.280	0.048
File register (ZR),	When standard RAM is used	Word	Source	0.140	0.057
Extended data register (D), Extended link register (W)	When standard NAW is used	vvoid	Destination	0.140	0.048
		Double word	Source	0.240	0.105
		Double Word	Destination	0.240	0.095

- (3) Table of the time to be added when F/T(ST)/C device is used in OUT/SET/RST instruction
 - (a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

				Processing	Time (µs)
Instruction name	Device name	Con	dition	L02CPU,	L26CPU-BT,
				L02CPU-P	L26CPU-PBT
		When no	t executed	2.000	1.570
	F	When executed	When displayed	53.100	38.090
OUT		When executed	Display completed	53.000	37.980
	T(ST), C	When no	t executed	0.120	0.030
		When executed	After time up	0.120	0.030
		When executed	When added	0.120	0.030
		When not executed		0.040	0.010
SET	F	When executed	When displayed	52.000	40.600
		vviien executed	Display completed	43.600	37.900
		When no	t executed	0.040	0.010
	F	When executed	When displayed	45.700	36.600
RST		vviien executed	Display completed	19.000	16.190
	T(ST), C	When no	t executed	0.120	0.030
	1(31), 0	When 6	executed	0.120	0.030

Appendix 1.5.2 Processing time of instructions other than subset instruction

The following table shows the processing time of instructions other than subset instructions.

(1) Table of the processing time of instructions other than subset instructions



- The processing time shown in "(1) Table of the processing time of instructions other than subset instructions" applies
 when the device used in an instruction does not meet the device condition for subset processing (For device condition
 that does not trigger subset processing, refer to Page 102, Section 3.5.1).
 For instructions not shown in the following table, refer to "(1) Subset instruction processing time table" in Page 807,
 Appendix 1.5.1(2).
- When using file register (R, ZR), extended data register (D), extended link register (W), module access device (Un/G□), and link direct device (Jn/□), add the processing time shown in (2) to that of the instruction.
- Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.

(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT

				Processing	g Time (µs)		
Category	Instruction	Condition (Device)	L02CPU, I	_02CPU-P	L26CPU-BT, L	26CPU-PBT	
			Min.	Max.	Min.	Max.	
	ANB				•		
	ORB						
	MPS	_		0.040		0.0095	
	MRD						
	MPP						
	INV	When not executed		0.040		0.0095	
	IINV	When executed		0.040	0.00		
	MEP	When not executed	When not executed 0.040 When executed			0.0095	
	MEF	When executed			0.00		
	EGP	When not executed		2.212		0.0005	
	EGF	When executed		0.040		0.0095	
	PLS	_	1.600	1.700	0.890	1.200	
	PLF	_	1.600	1.700	0.890	1.200	
Sequence		When not executed 0.080			0.0185		
instruction	FF	When executed	1.500	1.500	0.790	0.910	
	DELTA	When not executed		0.080		0.0185	
	DELTA	When executed	2.700	6.800	2.400	3.200	
	OFT	When not executed		0.080		0.0185	
	SFT	When executed	1.700	4.300	1.100	2.700	
	MC	_		0.080		0.0185	
	MCR	_		0.040		0.0185	
	FEND	Error check performed	170.000	210.000	130.000	170.000	
	END	No error check performed	170.000	210.000	130.000	170.000	
	STOP	_			1		
	NOP						
	NOPLF			0.040		0.0095	
	PAGE				0.000		

					Processing Time (μs)				
Category	Instruction		Condit	ion (Device)	L02CPU, I	_02CPU-P	L26CPU-BT, L	26CPU-PBT	
					Min.	Max.	Min.	Max.	
	LDE=	Single	In	conductive status	3.900	10.000		0.0285	
	LDL-	precision	In no	on-conductive status	3.900	10.000		0.0285	
		Single	V	/hen not executed		0.120		0.0203	
	ANDE=	precision	When	In conductive status	3.400	9.300		0.0285	
		predictor	executed	In non-conductive status	3.400	9.300		0.0285	
		Single	W	/hen not executed		0.120		0.0285	
	ORE=	precision	When In conductive status		3.500	8.500		0.0285	
		p. 5 5 5 5 5 5	executed	In non-conductive status	3.500	8.500		0.0285	
	LDE<>	Single		conductive status	3.900	10.000		0.0285	
		precision		on-conductive status	3.900	10.000		0.0285	
		Single	V	/hen not executed		0.120		0.0285	
	ANDE< >	precision	When	In conductive status	3.400	9.300		0.0285	
		execute		In non-conductive status	3.400	9.300		0.0285	
		Single		/hen not executed		0.120		0.0285	
	ORE<>	precision	When	In conductive status	3.500	8.500		0.0285	
		<u>'</u>	executed	In non-conductive status	3.500	8.500		0.0285	
	LDE>	Single		conductive status	3.900	10.000		0.0285	
		precision		on-conductive status	3.900	10.000		0.0285	
		Single		/hen not executed		0.120		0.0285	
	ANDE>	precision	When	In conductive status	3.400	9.300		0.0285	
			executed	In non-conductive status	3.400	9.300		0.0285	
		Single precision		/hen not executed		0.120		0.0285	
	ORE>		When	In conductive status	3.500	8.500		0.0285	
		·	executed	In non-conductive status	3.500	8.500		0.0285	
	LDE<=	Single		conductive status	3.900	10.000		0.0285	
Basic		precision		on-conductive status	3.900	10.000		0.0285	
instruction	ANDE	Single precision		/hen not executed	0.400	0.120		0.0285	
	ANDE<=		When executed	In conductive status	3.400	9.300		0.0285	
			executed In non-conductive status When not executed		3.400	9.300		0.0285	
	ODE 4-	Single			3.500	0.120		0.0285	
	ORE<=	precision		When In conductive status		8.500		0.0285	
		Cinala	executed	In non-conductive status conductive status	3.500	8.500		0.0285 0.0285	
	LDE<	Single			3.900	10.000 10.000		0.0285	
		precision		on-conductive status	3.900				
	ANDE<	Single	When	/hen not executed In conductive status	3.400	0.120 9.300	<u> </u>	0.0285	
	ANDE	precision	executed	In non-conductive status	3.400	9.300		0.0285	
				/hen not executed	3.400	0.120	<u> </u>	0.0285	
	ORE<	Single	When	In conductive status	3.500	8.500		0.0285	
	OKL\	precision	executed	In non-conductive status	3.500	8.500	<u> </u>	0.0285	
		Single		conductive status	3.900	10.000		0.0285	
	LDE>=	precision		on-conductive status	3.900	10.000		0.0285	
		precision		/hen not executed	3.900	0.120		0.0285	
	ANDE>=	Single	When	In conductive status	3.400	9.300		0.0285	
	ANDL	precision	executed	In non-conductive status	3.400	9.300		0.0285	
				/hen not executed	3.400	0.120		0.0285	
	ORE>=	Single	When	In conductive status	3.500	8.500		0.0285	
	ONE	precision	executed	In non-conductive status	3.500	8.500	 	0.0285	
		Double		conductive status	4.800	16.000	3.500	9.000	
	LDED=	precision		on-conductive status	4.800	16.000	3.500	9.000	
		p. 50.01011		/hen not executed	7.000	0.120	3.300	0.0285	
	ANDED=	Double	When	In conductive status	4.400	15.100	3.200	7.500	
		precision	executed	In non-conductive status	4.400	15.100	3.200	7.500	
		<u> </u>			1.100	.0.100	3.200		

					Processing Time (μs)				
Category	Instruction		Condit	ion (Device)	L02CPU, I	_02CPU-P	L26CPU-BT, L	26CPU-PBT	
					Min.	Max.	Min.	Max.	
		Double	V	/hen not executed		0.120		0.0285	
	ORED=	precision	When	In conductive status	4.500	14.900	3.400	9.200	
		prodolon	executed	In non-conductive status	4.500	14.900	3.400	9.200	
	LDED<>	Double	In	conductive status	4.800	16.000	3.500	9.000	
		precision	In no	on-conductive status	4.800	16.000	3.500	9.000	
	ANDED<>	Double	V	/hen not executed		0.120		0.0285	
		precision	When	In conductive status	4.400	15.100	3.200	7.500	
			executed	In non-conductive status	4.400	15.100	3.200	7.500	
		Double		/hen not executed		0.120		0.0285	
	ORED<>	precision	When	In conductive status	4.500	14.900	3.400	9.200	
		<u>'</u>	executed	In non-conductive status	4.500	14.900	3.400	9.200	
	LDED>	Double		conductive status	4.800	16.000	3.500	9.000	
		precision		on-conductive status	4.800	16.000	3.500	9.000	
		Double		/hen not executed		0.120		0.0285	
	ANDED>	precision	When	In conductive status	4.400	15.100	3.200	7.500	
		•		In non-conductive status	4.400	15.100	3.200	7.500	
		Double		/hen not executed		0.120		0.0285	
	ORED>	precision	When	In conductive status	4.500	14.900	3.400	9.200	
		•	executed	In non-conductive status	4.500	14.900	3.400	9.200	
	LDED<=	Double		conductive status	4.800	16.000	3.500	9.000	
	pr	precision		on-conductive status	4.800	16.000	3.500	9.000	
	ANDED<=	Double precision		/hen not executed		0.120	,	0.0285	
			When	In conductive status	4.400	15.100	3.200	7.500	
		•	executed	In non-conductive status	4.400	15.100	3.200	7.500	
	ORED<=	Double		/hen not executed		0.120	,	0.0285	
Basic		precision	When	In conductive status	4.500	14.900	3.400	9.200	
instruction		<u> </u>	executed	In non-conductive status	4.500	14.900	3.400	9.200	
	LDED<	Double 		conductive status	4.800	16.000	3.500	9.000	
		precision		on-conductive status	4.800	16.000	3.500	9.000	
		Double		/hen not executed		0.120	1	0.0285	
	ANDED<	precision	When	In conductive status	4.400	15.100	3.200	7.500	
				In non-conductive status	4.400	15.100	3.200	7.500	
	0050	Double		hen not executed		0.120		0.0285	
	ORED<	precision	When	In conductive status	4.500	14.900	3.400	9.200	
		Davidata	executed	In non-conductive status	4.500	14.900	3.400	9.200	
	LDED>=	Double		conductive status	4.800	16.000	3.500	9.000	
		precision		on-conductive status	4.800	16.000	3.500	9.000	
	ANDED>=	Double		/hen not executed	4 400	0.120	2 200	0.0285	
	ANDED>=	precision	When	In conductive status	4.400	15.100	3.200	7.500	
				In non-conductive status	4.400	15.100	3.200	7.500	
	ORED>=	Double	When	/hen not executed In conductive status	4.500	0.120 14.900	3.400	0.0285 9.200	
	OKLD>=	precision		In non-conductive status	4.500	14.900	3.400	9.200	
				uctive status					
	LD\$=				5.600	17.100	4.200	8.200	
				nductive status not executed	5.600	17.100 0.120	4.200	8.200 0.0285	
	AND\$=		VVIICIII	In conductive status	5.300	16.400	3.900	7.300	
	ראטאר	When e	xecuted	In non-conductive status	5.300	16.400	3.900	7.300	
			\A/bon *	not executed	5.300		3.900		
	OR\$=		VVIIGIT	In conductive status	5.200	0.120	4.000	7.600	
	Ο Ι ΑΦ-	When e	xecuted			15.700			
			In con-	In non-conductive status	5.200	15.700	4.000	7.600	
	LD\$<>			uctive status	5.600	17.100	4.200	8.200	
	<u> </u>		III UOU-CO	nductive status	5.600	17.100	4.200	8.200	

					Processing	Time (µs)	
Category	Instruction	Conditi	ion (Device)	L02CPU, L0	2CPU-P	L26CPU-BT, L2	26CPU-PBT
				Min.	Max.	Min.	Max.
		When not executed		_	0.120	<u>.</u>	0.0285
	AND\$<>	When executed	In conductive status	5.300	16.400	3.900	7.300
		vinen executed	In non-conductive status	5.300	16.400	3.900	7.300
		When r	not executed	<u> </u>	0.120		0.0285
	OR\$< >	When executed	In conductive status	5.200	15.700	4.000	7.600
		When executed	In non-conductive status	5.200	15.700	4.000	7.600
LD	LD\$>	In cond	uctive status	5.600	17.100	4.200	8.200
		In non-co	nductive status	5.600	17.100	4.200	8.200
		When r	not executed		0.120	<u>.</u>	0.0285
	AND\$>	When executed	In conductive status	5.300	16.400	3.900	7.300
		villen executed	In non-conductive status	5.300	16.400	3.900	7.300
		When r	not executed		0.120	<u>.</u>	0.0285
	OR\$>	When executed	In conductive status	5.200	15.700	4.000	7.600
		villen executed	In non-conductive status	5.200	15.700	4.000	7.600
	LD\$<=	In cond	uctive status	5.600	17.100	4.200	8.200
	LD\$<=	In non-co	nductive status	5.600	17.100	4.200 8.	
		When r	not executed	0.120		•	0.0285
	AND\$<=	When executed	In conductive status	5.300	16.400	3.900	7.300
Basic		when executed	In non-conductive status	5.300	16.400	3.900	7.300
instruction	OR\$<=	When not executed		'	0.120	•	0.0285
		Mhan avagutad	In conductive status	5.200	15.700	4.000	7.600
		When executed	In non-conductive status	5.200	15.700	4.000	7.600
	LD\$<	In cond	uctive status	5.600	17.100	4.200	8.200
	LD\$<	In non-conductive status		5.600	17.100	4.200	8.200
		When r	not executed	'	0.120	•	0.0285
	AND\$<	\\/\bar{\bar{\bar{\bar{\bar{\bar{\bar{	In conductive status	5.300	16.400	3.900	7.300
		When executed	In non-conductive status	5.300	16.400	3.900	7.300
		When r	not executed		0.120		0.0285
	OR\$<	Mhan avagutad	In conductive status	5.200	15.700	4.000	7.600
		When executed	In non-conductive status	5.200	15.700	4.000	7.600
	LD\$>=	In cond	uctive status	5.600	17.100	4.200	8.200
	LD\$/-	In non-co	nductive status	5.600	17.100	4.200	8.200
		When r	not executed		0.120		0.0285
	AND\$>=	When everyted	In conductive status	5.300	16.400	3.900	7.300
		When executed	In non-conductive status	5.300	16.400	3.900	7.300
		When r	not executed		0.120		0.0285
	OR\$>=	Mhon over tod	In conductive status	5.200	15.700	4.000	7.600
		When executed	In non-conductive status	5.200	15.700	4.000	7.600

					Processing Time (μs)				
Category	Instruction	Co	ondition (Device)	L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT			
				Min.	Max.	Min.	Max.		
	BKCMP = \$1 \$2 D n		n = 1	9.200	15.600	7.500	10.100		
	BROWN 0 0 0 11		n = 96	60.700	69.100	45.600	50.500		
	BKCMP<> \$1 \$2 D n		n = 1	9.200	15.600	7.500	10.100		
	BROWN # 0 0 0 11		n = 96	60.700	69.100	45.600	50.500		
	BKCMP> \$1 \$2 D n		n = 1	9.200	15.600	7.500	10.100		
			n = 96	60.700	69.100	45.600	50.500		
	BKCMP<= \$1 \$2 D n		n = 1	9.200	15.600	7.500	10.100		
	- 000		n = 96	60.700	69.100	45.600	50.500		
	BKCMP< \$1 \$2 D n		n = 1	9.200	15.600	7.500	10.100		
			n = 96	60.700	69.100	45.600	50.500		
-	BKCMP>= \$1 \$2 D n		n = 1 n = 96	9.200	15.600	7.500	10.100		
			n = 1	60.700 9.700	69.100 16.400	45.600 8.600	50.500 13.000		
	DBKCMP = \$1 \$2 D n		n = 96	61.200	69.900	47.900	52.800		
			n = 1	9.700	16.400	8.600	13.000		
-	DBKCMP<> \$1 \$2 D n		n = 96	61.200	69.900	47.900	52.800		
			n = 1	9.700	16.400	8.600	13.000		
	DBKCMP> \$1 \$2 D n		n = 96	61.200	69.900	47.900	52.800		
			n = 1	9.700	16.400	8.600	13.000		
	DBKCMP<= (§1) (§2) (D) n		n = 96	61.200	69.900	47.900	52.800		
			n = 1	9.700	16.400	8.600	13.000		
	DBKCMP< \$1 \$2 D n	n = 96		61.200	69.900	47.900	52.800		
		n = 1		9.700	16.400	8.600	13.000		
	DBKCMP>= \$1 \$2 D n		n = 96	61.200	69.900	47.900	52.800		
	DB + S D	\	When executed	4.800	8.400	4.600	6.400		
Basic	DB + (\$1) (\$2) (D)	When executed		5.100	8.700	4.800	6.700		
instruction	DB - S D	When executed		4.800	8.400	4.600	6.400		
	DB - \$1 \$2 D	When executed		5.100	8.700	4.800	6.700		
	DB * \$1 \$2 D	\	When executed	8.700	18.900	8.100	11.600		
	DB/ §1 §2 D	\	When executed		9.100	5.800	8.800		
	DB/ 69 69 69			6.100 4.800	8.000	4.300			
	ED+SD	Double	S = 0, D = 0				7.200		
		precision	\bigcirc = 2 ¹⁰²³ , \bigcirc = 2 ¹⁰²³	5.400	14.900	4.300	7.200		
		Double	§1) = 0, §2) = 0	5.500	9.800	4.800	9.200		
	ED + \$1 \$2 D	precision	$\$1 = 2^{1023}, \$2 = 2^{1023}$	6.100	17.800	4.800	9.200		
		Double	S = 0, D = 0	4.400	10.800	4.400	7.500		
	ED-SD	precision	\bigcirc S = 2^{1023} . \bigcirc = 2^{1023}		15.500	4.400	7.500		
			0 ,0	5.400					
	ED - \$1 \$2 D	Double	\$1 = 0, \$2 = 0	4.700	13.900	3.800	7.500		
		precision	§1) = 2^{1023} , §2) = 2^{1023}	5.700	17.200	3.800	7.500		
	0.00	Double	§1 = 0, §2 = 0	5.800	9.500	5.100	8.800		
	ED * \$1 \$2 D	precision	$(3) = 2^{1023}, (3) = 2^{1023}$	5.900	17.600	5.100	8.800		
		Double	, ,						
	ED / §1 §2 D	precision	$\$1 = 2^{1023}, \$2 = 2^{1023}$	7.300	18.700	5.900	10.000		
	BK + \$1 \$2 D n		n = 1	9.100	11.200	8.500	10.600		
			n = 96	60.500	66.200	44.600	47.900		
	BK - \$1 \$2 D n		n = 1	9.700	12.000	8.900	11.300		
	DV - 61 69 (D) []		n = 96	60.500	66.200	44.600	47.900		
	DBK + \$1 \$2 D n		n = 1	7.500	12.400	6.450	9.950		
	 ngk + ବା ବେ ଲ u		n = 96	59.900	65.200	43.700	47.500		
			n = 1	7.500	12.400	6.450	9.950		
	DBK - 🗐 🕯 🛈 n		n = 96	59.900	65.200	43.700	47.500		

					Processing Time (μs)			
Category	Instruction	Co	ndition (Device)	L02CPU, I	-02CPU-P	L26CPU-BT,	L26CPU-PBT	
				Min.	Max.	Min.	Max.	
	\$ + S D		_	11.200	24.700	8.100	13.900	
	\$ + \$1 \$2 D		_	7.900	16.600	6.500	10.300	
		Double	<u> </u>	2.800	9.400	1.800	4.700	
	FLTD	precision	S = 7FFF _H	3.300	9.600	2.200	4.800	
		Double	(S) = 0	2.900	9.100	2.000	4.900	
	DFLTD	precision	S = 7FFFFFF _H	3.400	9.300	2.300	5.100	
		Double	<u>(S)</u> = 0	3.500	8.700	2.200	4.100	
	INTD	precision	S = 32766.5	4.100	12.900	3.200	5.600	
	DIVITO	Double	(S) = 0	3.200	9.500	2.200	3.400	
	DINTD	precision	S = 1234567890.3	4.100	13.400	3.000	5.100	
	DBL	V	When executed	2.500	4.400	2.300	2.700	
	WORD	١	When executed	2.800	3.900	2.600	3.600	
	GRY	١	When executed	2.700	4.300	2.300	3.000	
	DGRY	V	When executed	2.700	4.300	2.300	3.000	
	GBIN	١ .	When executed	4.000	6.400	3.800	4.300	
	DGBIN	<u> </u>	When executed	5.000	6.900	5.000	5.900	
	NEG		When executed	2.100	4.400	2.000	3.300	
	DNEG		When executed	2.500	3.700	2.500	3.300	
	DIVEO		loating point = 0	2.500	3.300	2.300	2.800	
	ENEG		eating point = -1.0					
				2.800	5.600	2.500	3.900	
	EDNEG		loating point = 0	3.000	8.800	1.800	3.100	
		FIO	ating point = -1.0	2.700	9.400	1.900	3.000	
Basic	BKBCD S D n		n = 1	6.000	13.400	5.900	8.200	
instruction	2.1262 0 0		n = 96	83.300	91.400	61.000	63.400	
iiisti dottori	BKBIN (S) (D) n		n = 1	6.500	9.800	5.600	9.300	
	BRBIIV @ @ II		n = 96	55.400	62.900	49.200	52.500	
	ECON		_	3.000	9.800	2.100	4.500	
	EDCON		_	3.300	10.300	2.500	5.400	
	EDMOV		_	2.700	8.500	1.700	5.000	
			racter string to be transferred = 0	4.400	12.300	3.400	5.600	
	\$MOV		racter string to be					
			ransferred = 32	14.000	21.900	11.400	13.300	
	BXCH 01 02 n		n = 1	6.200	7.900	5.500	7.300	
	BACH @ @ II		n = 96	67.300	71.400	47.300	49.300	
	SWAP		_	2.400	2.700	1.900	2.200	
	GOEND		_		0.700		0.500	
	DI		_	2.100	4.000	1.500	1.800	
	El		_	3.600	6.300	3.000	3.300	
	IMASK		_	11.800	20.500	7.200	10.500	
	IRET		_		1.400		1.000	
			n = 1	5.900	12.500	3.700	5.600	
	RFS X n		n = 96	12.900	19.300	10.700	12.400	
			n = 1	5.100	11.500	3.400	4.800	
	RFS Y n		n = 96	8.600	15.300	8.100	8.900	
	UDCNT1			6.200	16.400	5.100	12.300	
	UDCNT2			6.300	16.800	5.400	12.500	
	TTMR		<u>-</u>		9.500	3.400	5.400	
			_	4.500				
	STMR		_	7.800	21.400	5.800	12.500	
	ROTC		_	20.900	21.500	8.000	9.400	

					Processing	g Time (μs)	
Category	Instruction	Co	ndition (Device)	L02CPU, L	_02CPU-P	L26CPU-BT, L	26CPU-PBT
				Min.	Max.	Min.	Max.
	RAMP			6.700	14.600	5.200	8.400
Basic	SPD			5.400	14.800	4.900	11.200
instruction	PLSY			10.500	10.500	7.900	7.900
Instruction	PWM			10.100	10.100	7.500	7.500
	MTR			14.700	25.100	9.400	10.000
			n = 1	9.000	11.700	8.300	11.000
	BKAND 🕄 🕄 🛈 n		n = 96	60.600	66.400	43.800	47.300
			n = 1	7.900	14.000	7.700	9.500
	BKOR 🗐 🥯 🛈 n		n = 96	60.700	66.500	44.300	45.800
			n = 1	8.800	13.800	7.300	9.200
	BKXOR 🗐 🕯 🛈 n		n = 96	61.300	66.300	43.800	45.800
			n = 1	8.400	13.900	7.600	8.900
	BKXNR 🗐 🕯 D n		n = 96	60.900	66.700	43.900	45.300
			n = 1	3.600	9.500	3.200	4.800
	BSFR D n		n = 96	6.500	15.900	5.800	7.700
			n = 1	3.600	9.300	3.400	5.100
	BSFL ① n		n = 96	6.300	15.800	6.000	7.900
		r	1 = 16 / n2 = 1	8.100	21.000	7.500	17.400
	SFTBR D n1 n2		1 = 16 / n2 = 15	8.100	22.100	7.500	17.300
			1 = 16 / n2 = 1	8.100	21.000	7.500	17.400
	SFTBL ® n1 n2		1 = 16 / n2 = 15	8.100	22.100	7.500	17.300
	_		1 = 16 / n2 = 1	6.200	13.100	4.500	8.700
	SFTWR D n1 n2		1 = 16 / n2 = 15	6.100	13.100	4.600	8.800
			n1 = 16 / n2 = 1		13.100	4.500	8.700
	SFTWL D n1 n2		1 = 16 / n2 = 15	6.200 6.100	13.100	4.600	8.800
		"	n = 1	2.800	3.100	2.500	2.800
	BSET ① n		n = 15	2.800	3.100	2.500	2.800
			n = 1		3.100	2.500	2.800
	BRST ® n		n = 15	2.800 2.800	3.100	2.500	2.800
Application	TEST	1	Vhen executed	4.700	6.100	3.700	4.800
instruction	DTEST		Vhen executed	4.700	6.100	3.700	4.800
	BILOT	•	n = 1	4.300	5.700	3.700	4.100
	BKRST ® n		n = 96	6.200	10.000	5.100	6.000
			All match	4.800	5.300	4.200	4.600
		n = 1	None match	4.700	5.300	4.200	4.600
	SER \$1 \$2 D n	-	All match	33.200	35.900	25.900	26.300
		n = 96	None match	33.200	35.900	25.900	26.300
			All match	6.500	9.000	5.400	5.700
		n = 1	None match	6.500	9.000	5.500	5.900
	DSER (\$1) (\$2) (D) n	-	All match	54.800	57.500	41.200	41.800
		n = 96	None match	54.700	57.500	41.200	41.800
	DSUM S D		S = 0	3.400	3.700	3.200	3.700
		(8) = FFFFFFF _H	3.400	3.700	3.200	3.700
	0.0		n = 2	6.000	10.700	5.300	6.900
	DECO S D n		n = 8	9.500	16.700	6.800	7.800
		_	M1 = ON	5.400	6.900	4.700	5.100
		n = 2	M4 = ON	5.300	6.600	4.600	5.000
E	ENCO ® ® n	_	M1 = ON	10.700	14.000	9.000	10.000
		n = 8	M256 = ON	7.000	11.100	5.100	6.100
			n = 1	4.600	7.000	3.800	4.600
	DIS ® ® n		n = 4	4.900	7.300	4.000	5.000
	<u> </u>		n = 1	5.000	7.300	3.500	4.800
	UNI ® ® n	———	n = 4	5.700	8.300	4.000	5.100

			Processing Time (μs)				
Category	Instruction	Condition (Device)	L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
			Min.	Max.	Min.	Max.	
	NDIS	When executed	11.200	15.200	11.000	13.200	
	NUNI	When executed	10.600	12.700	7.300	13.200	
	WTOB ® D n	n = 1	5.400	8.100	4.400	5.800	
	WIOD	n = 96	38.400	40.900	28.200	29.300	
	BTOW ® D n	n = 1	5.300	8.200	4.600	5.500	
	BIOW @ DII	n = 96	31.700	34.200	22.800	23.800	
	MAX ® D n	n = 1	5.400	11.900	4.000	6.100	
	WAX 9 9 II	n = 96	34.200	41.100	24.700	27.000	
	MIN S D n	n = 1	6.100	12.000	4.000	6.000	
	WIII O O II	n = 96	32.900	39.300	26.500	28.300	
	DMAX S D n	n = 1	6.000	14.800	4.800	8.100	
	DIVIPOR © © 11	n = 96	61.100	69.500	47.100	49.600	
	DMIN S D n	n = 1	6.000	14.800	4.300	5.900	
	DIVIN 9 9 II	n = 96	57.000	67.000	45.400	47.400	
	SORT (9) n (2) (9) (9)	n = 1, 🕸 = 1	6.800	13.700	5.600	8.800	
	30K1 @ 11 @ @ @	n = 96, §2 = 16	31,300	46,800	24,300	34,300	
	DSORT (5) n (2) (9) (9)	n = 1, 🕸 = 1	6.800	14.300	5.600	8.200	
		n = 96, 🕸 = 16	34,900	49,700	26,200	36,700	
	WSUM ® ® n	n = 1	5.000	7.300	4.200	5.500	
		n = 96	28.100	30.700	21.300	22.300	
Application	DWSUM ® ® n	n = 1	6.100	11.300	4.800	6.100	
nstruction		n = 96	56.200	62.100	42.700	44.000	
	MEAN S D n	n = 1	4.400	10.400	3.900	7.800	
	IVIEAN 3 D II	n = 96	16.100	24.500	12.900	18.000	
	DMEAN ® ® n	n = 1	6.000	12.500	5.300	9.950	
		n = 96	34.000	42.000	23.000	28.800	
	NEXT	<u> </u>	0.940	1.400	0.770	1.200	
	BREAK	<u> </u>	3.500	10.200	3.100	7.600	
	RET	Return to original program	2.900	8.800	1.600	2.600	
		Return to other program	3.200	10.500	2.000	3.100	
	FCALL Pn	Internal file pointer	3.600	3.800	2.700	3.600	
		Common pointer	5.300	13.500	3.600	5.100	
	FCALL Pn 🗐 to 👀	<u> </u>	20.900	30.300	16.500	18.600	
	ECALL * Pn *: Program name	_	72.700	109.000	65.900	77.600	
	ECALL * Pn S1 to S5 *: Program name		101.400	141.400	91.800	105.000	
	EFCALL * Pn *: Program name		72.800	109.600	66.200	78.100	
	EFCALL * Pn 🗐 to 😂 *: Program name		101.900	141.500	78.800	91.600	
	XCALL	_	5.200	14.600	3.700	5.200	

When selecting IOT refresh only When selecting IOT refresh only When selecting COL-link refresh only (Master station side) When selecting COL-link refresh only (Local station side) When selecting COL-link refresh only (Local station side) When selecting COL-link refresh only (Local station side) When selecting COL-link IE Field Network refresh only (Local station side) When selecting COL-link IE Field Network refresh only (Local station side) When selecting COL-link IE Field Network refresh only (Local station side) When selecting communication side) When selecting communication with selecting communication with external devices only 7,900 14,400 7,400 11 When selecting communication with external devices only 7,900 32,800 60 60 60 60 60 60 60				Processing Time (μs)				
When selecting I/O refresh only 8.400 14.600 12.600 17 17 17 17 17 17 17	Category	Instruction	Condition (Device)	L02CPU, I	_02CPU-P	L26CPU-BT, L26CPU-PBT		
When selecting CC-Link refresh only (Master station side)				Min.	Max.	Min.	Max.	
Only (Master station side) 10,000 29,400 10,100 22			When selecting I/O refresh only	8.400	14.600	12.600	17.200	
Only (Master station side) When selecting CC-Link (effects) 10,500 29,400 10,100 22 22 23 24 24 24 24 24			When selecting CC-Link refresh	10 500	29.400	10 100	22.000	
COM			only (Master station side)	10.300	29.400	10.100	22.000	
COM			When selecting CC-Link refresh	10 500	29 400	10 100	22.000	
Network refresh only (master station side) 17,000 49,500 16,600 38				10.000	20.100	10.100		
COM Station side When selecting CC-Link IE Field Network refresh only (local station side) When selecting communications Network refresh only (local station only When selecting intelli auto refresh only When selecting intelli auto refresh only When selecting communications When selecting communication with external devices only 9,500 32,800 9,200 25 25 25 25 25 25 25			_					
COM When selecting CC-Link IE Field Network refresh only (local station side) When selecting intelli auto refresh only 7,900 14,400 7,400 11 11 11 11 11 12 13 13				17.000	49.500	16.600	38.000	
Network refresh only (local station side) 17,000 49,500 16,600 38		COM	,					
Side When selecting intelli auto refresh only 7,900 14,400 7,400 11		CCOM	-	17 000	40 500	16 600	38.000	
When selecting intelli auto refresh only 7,900 14,400 7,400 11			• •	17.000	49.500	10.000	36.000	
Only			,					
When selecting communications with display unit When selecting communications with display unit When selecting communication When selecting communications When				7.900	14.400	7.400	11.900	
With display unit 29,700 79,900 26,800 60			,					
## With external devices only 9,500 32,800 9,200 25			-	29.700	79.900	26.800	60.700	
FIFW Number of data points = 0 4.200 6.700 3.200 4.400			When selecting communication	0.500	00.000	0.000	05.000	
PIFW Number of data points = 96			with external devices only	9.500	32.800	9.200	25.200	
Number of data points = 96		EIE\A/	Number of data points = 0	4.200	6.700	3.200	4.600	
FIFR		FIFVV	Number of data points = 96	4.400	6.800	3.300	3.800	
Number of data points = 96 36.100 38.800 24.800 25		FIED	Number of data points = 1	5.100	7.400	3.800	4.400	
Application instruction			Number of data points = 96	36.100	38.800	24.800	25.700	
Number of data points = 96 5.000 7.500 3.700 5.500 3.700 5.500 3.700 5.500 3.700 5.500 3.700 5.500 3.700 5.500 3.700 5.500 3.700 5.500 3.700 5.500 5.000 7.400 3.700 5.500 5.500 7.500 3.700 5.500 5.500 7.500 3.700 5.500 5.500 7.500 3.700 5.500 5.500 7.500 3.700 5.500 5.500 7.500 3.700 5.500 5.500 7.500 3.700 5.500 7.500 3.700 5.500 7.500 3.700 5.500 7.500 3.700 5.500 7.500 3.700 5.500 7.500 3.700 5.500 3.700		FPOP	-	4.900	7.500	3.800	5.300	
FINS			-	5.000	7.500	3.700	5.400	
Application instruction FDEL Number of data points = 96 5.000 7.400 3.700 5 5 5 5 5 5 5 5 5		FINS		5.400			5.300	
Application instruction FDEL Number of data points = 96 36.900 39.300 25.400 25 25 25 25 25 25 25			· ·				5.300	
Instruction FROM n1 n2	A	FDEL	-				5.800	
FROM n1 n2 ⊕ n3			-				25.900	
DFRO n1 n2 ⑩ n3	Instruction	FROM n1 n2 D n3					23.600	
DFRO n1 n2 ⊕ n3							410.200	
TO n1 n2 ® n3		DFRO n1 n2 ® n3					26.700 410.200	
TO n1 n2 (S) n3							21.300	
DTO n1 n2		TO n1 n2 S n3					390.800	
DTO n1 n2 (s) n3							25.700	
LEDR		DTO n1 n2 S n3					390.800	
LEDR LED instruction execution 32.700 50.600 24.400 35 BINDA ⑤ ① ⑤ = 1 5.000 7.300 4.300 5 BINDA ⑥ ① ⑥ = -32768 7.400 9.800 6.500 8 BINDA ⑥ ② ⑥ = 1 5.600 8.300 4.900 6 BINHA ⑥ ② ⑥ = -2147483648 10.500 12.900 9.600 11 BINHA ⑥ ② ⑥ = 1 4.500 6.900 3.700 5 ⑥ = 1 5.000 7.600 4.600 6 BCDDA ⑥ ② ⑥ ⑤ = 1 4.300 6.700 3.600 5 BCDDA ⑥ ② ⑥ ② 4.800 7.100 4.100 5 DBCDDA ⑥ ② ⑥ 4.900 7.200 4.000 5							2.000	
BINDA S 0 S = 1 5.000 7.300 4.300 5 S = -32768 7.400 9.800 6.500 8 DBINDA S 0 S = 1 5.600 8.300 4.900 6 S = -2147483648 10.500 12.900 9.600 11 BINHA S 0 S = 1 4.500 6.900 3.700 5 DBINHA S 0 S = FFFFFH 4.500 7.600 4.600 6 BCDDA S 0 S = 1 4.300 6.700 3.600 5 DBCDDA S 0 S = 1 4.900 7.200 4.000 5		LEDR						
BINDA (S) (D) (S) = 1 5.000 7.300 4.300 5 (S) = -32768 7.400 9.800 6.500 8 (S) = 1 5.600 8.300 4.900 6 (S) = -2147483648 10.500 12.900 9.600 11 (S) = 1 4.500 6.900 3.700 5 (S) = FFFFH 4.500 6.900 3.700 5 (S) = 1 5.000 7.600 4.600 6 (S) = FFFFFFFH 5.000 7.600 4.600 6 (S) = FFFFFFFFH 5.000 7.600 4.600 6 (S) = 9999 4.800 7.100 4.100 5 (S) = 1 4.900 7.200 4.000 5			→ no display	32.700	50.600	24.400	35.800	
BINDA ③ ① S = -32768 7.400 9.800 6.500 8 BINDA ⑤ ① S = 1 5.600 8.300 4.900 6 S = -2147483648 10.500 12.900 9.600 11 S = 1 4.500 6.900 3.700 5 BINHA ⑥ ① S = FFFFH 4.500 6.900 3.700 5 S = 1 5.000 7.600 4.600 6 S = FFFFFFFFH 5.000 7.600 4.600 6 BCDDA ⑥ ② S = 9999 4.800 7.100 4.100 5 BCDDA ⑥ ② S = 1 4.900 7.200 4.000 5			_	5.000	7.300	4.300	5.600	
DBINDA (S) (D) (S) = 1 5.600 8.300 4.900 6 (S) = -2147483648 10.500 12.900 9.600 11 BINHA (S) (D) (S) = 1 4.500 6.900 3.700 5 (S) = FFFFH 4.500 6.900 3.700 5 (S) = 1 5.000 7.600 4.600 6 (S) = FFFFFFFH 5.000 7.600 4.600 6 (S) = 1 4.300 6.700 3.600 5 (S) = 9999 4.800 7.100 4.100 5 (S) = 1 4.900 7.200 4.000 5		BINDA S D		7 400	9 800	6 500	8.000	
DBINDA (S) (D) (S) = -2147483648 10.500 12.900 9.600 11 BINHA (S) (D) (S) = 1 4.500 6.900 3.700 5 DBINHA (S) (D) (S) = FFFFH 4.500 6.900 3.700 5 DBINHA (S) (D) (S) = 1 5.000 7.600 4.600 6 BCDDA (S) (D) (S) = 1 4.300 6.700 3.600 5 BCDDA (S) (D) (S) = 1 4.900 7.200 4.000 5			_				6.300	
S = 1 4.500 6.900 3.700 5 S = FFFFH 4.500 6.900 3.700 5 DBINHA S D S = 1 5.000 7.600 4.600 6 S = FFFFFFFH 5.000 7.600 4.600 6 BCDDA S D S = 1 4.300 6.700 3.600 5 S = 9999 4.800 7.100 4.100 5 DBCDDA S D S = 1 4.900 7.200 4.000 5		DBINDA S D						
BINHA (\$ (1)					12.900		11.000	
		DINILA S (D)	(S) = 1	4.500	6.900	3.700	5.200	
DBINHA (\$) (D) (\$) = FFFFFFFH 5.000 7.600 4.600 6 BCDDA (\$) (D) (\$) = 1 4.300 6.700 3.600 5 (\$) = 9999 4.800 7.100 4.100 5 DBCDDA (\$) (D) (\$) = 1 4.900 7.200 4.000 5		BINIA S S	S = FFFF _H	4.500	6.900	3.700	5.200	
S = FFFFFFFH 5.000 7.600 4.600 6 BCDDA S D S = 9999 4.800 7.100 4.100 5 DBCDDA DA S D S = 1 4.900 7.200 4.000 5		0.0	S = 1	5.000	7.600	4.600	6.000	
BCDDA (\$) (D) (\$) = 9999		DBINHA (S) (D)	S = FFFFFFFH	5.000	7.600	4.600	6.000	
(S) = 9999 4.800 7.100 4.100 5 (S) = 9999 4.900 7.200 4.000 5 (S) = 1 4.900 7.200 4.000 5			S = 1	4.300	6.700	3.600	5.000	
DBCDDA (\$) (D)		BCDDA (S) (D)	S = 9999	4.800	7.100	4.100	5.400	
DBCDDA (S) (D) -			S = 1	4.900	7.200	4.000	5.500	
S = 99999999 5.700 8.300 4.900 6		DBCDDA (S) (D)	(S) = 99999999	5.700	8.300	4.900	6.300	

					Processing Time (µs)				
Category	Instruction	Co	ondition (Device)	L02CPU, I	_02CPU-P	L26CPU-BT, I	_26CPU-PBT		
				Min.	Max.	Min.	Max.		
	0.0		S = 1	5.800	10.100	5.600	7.800		
	DABIN S D		S = -32768	5.800	10.100	5.600	7.800		
			S = 1	8.300	12.600	8.100	10.500		
	DDABIN (S) (D)	(§	S = -2147483648		12.600	8.100	10.500		
			S = 1	4.500	8.800	4.400	6.500		
	HABIN S D		S = FFFF _H	4.500	8.800	4.400	6.500		
	DHABIN S D		S = 1	5.500	10.000	5.300	7.700		
	DHABIN (5) (b)	(6	= FFFFFFF _H	5.500	10.000	5.300	7.700		
	DABCD S D		(S) = 1	4.500	8.700	4.300	6.300		
	DABCD @ ®		S = 9999	4.500	8.700	4.300	6.300		
	DDABCD S D		S = 1	5.500	9.800	5.500	7.500		
	DDABCD @ @		S = 99999999	5.500	9.800	5.500	7.500		
	COMRD		_	65.700	65.700	50.900	51.200		
	LEN		1 character	3.900	7.800	3.600	5.500		
	LLN		96 characters	19.700	23.900	16.800	18.700		
	STR		_	7.500	16.700	6.600	10.400		
	DSTR		_	10.200	19.700	9.600	11.500		
	VAL		_	9.800	19.900	8.900	13.000		
	DVAL		_	12.700	23.900	12.700	16.800		
	ESTR		_	21.200	43.400	17.900	23.100		
	EVAL	Decimal point format all 2-digit specification		28.300	41.000	22.500	29.00		
Application instruction			Exponent format 6-digit specification	28.300	41.000	22.500	29.00		
	ASC S D n	n = 1		6.200	17.100	5.400	8.300		
	ASC S U n		n = 96	30.300	42.100	25.200	28.400		
			n = 1	5.400	16.000	5.400	9.000		
	HEX ® ® n		n = 96	42.400	54.900	31.300	35.000		
	0.0		n = 1	7.400	13.900	6.600	7.300		
	RIGHT ® ® n		n = 96	39.300	45.800	29.200	31.600		
			n = 1	6.900	13.400	5.900	8.200		
	LEFT ® ® n		n = 96	39.300	45.800	29.200	31.500		
	MIDR		_	10.200	16.500	8.100	10.300		
	MIDW			10.700	14.900	8.800	10.200		
			No match	20.000	25.600	16.600	18.400		
	INSTR		Head	11.000	16.500	9.100	10.900		
		Match	End	53.900	60.000	42.700	44.900		
	EMOD			11.200	15.100	9.600	11.000		
	EREXP			20.400	22.900	18.800	20.100		
	LICEXI	(S) =	128 / (D) = 40 / n = 1	45.300	63.400	35.300	47.600		
	STRINS S D n		28 / D = 40 / n = 48	63.200	81.900	48.600	61.700		
			128 / D = 40 / n = 1	39.000	53.500	34.800	44.600		
	STRDEL S D n	S = 1	28 / D = 40 / n = 48	40.800	50.400	29.200	38.100		
	SIN		Single precision	5.000	8.400	4.100	5.700		
	COS		Single precision	5.200	8.000	4.000	5.600		
	TAN		Single precision	6.100	9.200	5.100	6.700		
	ASIN		Single precision	6.900	10.900	5.100	8.500		
	ACOS		Single precision	7.800	11.000	6.700	8.900		
	ATAN		Single precision	4.700	7.300	3.900			
	AIAN		oundie bregioni	4.700	7.300	ა.900	6.000		

					Processing Time (μs)			
Category	Instruction	Coi	Condition (Device)		2CPU-P	L26CPU-BT, L2	26CPU-PBT	
				Min.	Max.	Min.	Max.	
	SIND		ouble precision	9.400	22.300	8.500	13.800	
	COSD		ouble precision	10.000	22.300	8.800	14.600	
	TAND		ouble precision	12.200	24.900	10.800	16.500	
	ASIND		ouble precision	12.800	25.900	11.600	16.600	
	ACOSD		ouble precision	12.600	25.900	11.200	16.200	
	ATAND		ouble precision	10.500	22.900	9.100	13.800	
	RAD		ingle precision	3.000	6.400	2.100	4.300	
	RADD DEG		ouble precision	5.200	16.900	3.600	9.200	
	DEGD		ingle precision ouble precision	2.900 5.200	6.600 16.800	2.200	9.000	
	SQR		ingle precision	3.600	7.200	3.800 2.600	4.300	
	SQRD		ouble precision	6.200	19.100	5.200	11.000	
	JUND							
	EXP®D	Single	<u> </u>	4.700	7.500	3.800	5.600	
		precision	<u></u>	4.700	7.500	3.800	5.600	
	EXPD S D	Double	S = -10	9.300	22.100	8.000	13.500	
	EXPD®	precision	S = 1	9.300	22.100	8.000	13.500	
	LOG S D	Single	S = 1	4.700	8.800	3.800	6.400	
	LOG®®	precision	S = 10	6.300	10.400	5.200	7.700	
		Double	S = 1	8.600	21.100	7.700	12.500	
	LOGD®D	precision	S = 10	10.200	23.000	9.200	14.300	
	RND		_	1.500	2.500	0.800	1.800	
	SRND	_		1.800	2.900	1.100	2.000	
	BSQR (S) (D)	<u>S</u> = 0		2.700	4.400	1.500	3.000	
Application			S = 9999	6.100	12.500	5.100	8.000	
instruction			S = 0	2.700	4.400	1.500	3.000	
	BDSQR S D		S) = 99999999	8.500	15.200	7.500	9.900	
	BSIN		_	9.500	21.500	8.100	14.500	
	BCOS		_	9.500	21.400	7.800	13.700	
	BTAN		_	10.400	22.600	9.000	13.300	
	BASIN		_	11.800	23.600	10.100	12.800	
	BACOS		_	13.100	23.700	11.100	14.100	
	BATAN		_	11.100	21.500	9.100	10.900	
	POW \$1 \$2 D	Single precision	⑤1 = 12.3E+5	9.600	13.300	8.400	10.900	
	POWD (3) (2) (D)	Double	\$2 = 3.45E+0 \$1 = 12.3E+5	18.900	30.600	18.200	26.500	
	POWD ST SE D	precision	©2 = 3.45E+0	10.900	30.000	10.200	20.500	
	LOG10	S	ingle precision	6.000	9.600	5.700	8.050	
	LOG10D	De	ouble precision	11.900	22.900	11.100	18.600	
	LIMIT		_	4.000	4.000	2.400	2.700	
	DLIMIT		_	4.400	4.400	2.800	3.000	
	BAND		_	4.500	6.600	2.700	3.800	
	DBAND		_	4.800	6.900	3.300	4.600	
	ZONE		_	4.200	6.100	2.600	4.300	
	DZONE		_	4.700	6.900	3.000	4.600	
		Comparison	In conductive status	7.700	14.200	6.800	10.900	
	LDDT	of specified date	In non-conductive status	7.700	14.200	6.800	10.900	
	LDDT =	Comparison	In conductive status	6.400	12.800	5.500	9.700	
		of current date	In non-conductive status	6.400	12.800	5.500	9.700	

					Processing Time (μs)			
Category	Instruction	Cor	ndition (Device)	L02CPU, L		L26CPU-BT, L		
				Min.	Max.	Min.	Max.	
			en not executed	= 000	0.160	0.500	0.038	
		Comparison of specified	In conductive status	7.300	14.000	6.500	10.700	
	ANDDT=	date	In non-conductive status	7.300	14.000	6.500	10.700	
		Comparison	In conductive status	6.100	12.700	5.300	9.300	
		of current date	In non-conductive status	6.100	12.700	5.300	9.300	
		Wh	en not executed		0.160		0.038	
		Comparison	In conductive status	7.400	14.400	6.700	10.800	
	ORDT=	of specified date	In non-conductive status	7.400	14.400	6.700	10.800	
		Comparison	In conductive status	6.000	12.800	5.400	9.600	
		of current date	In non-conductive status	6.000	12.800	5.400	9.600	
		Comparison	In conductive status	7.700	14.200	6.800	10.900	
	LDDT.	of specified date	In non-conductive status	7.700	14.200	6.800	10.900	
	LDDT <>	Comparison	In conductive status	6.400	12.800	5.500	9.700	
		of current date	In non-conductive status	6.400	12.800	5.500	9.700	
		Wh	en not executed	L	0.160		0.038	
	ANDDT<>	Comparison	In conductive status	7.300	14.000	6.500	10.700	
		of specified date	In non-conductive status	7.300	14.000	6.500	10.700	
		Comparison	In conductive status	6.100	12.700	5.300	9.300	
Application		of current date	In non-conductive status	6.100	12.700	5.300	9.300	
instruction	ORDT<>	Wh	en not executed		0.160	ı.	0.038	
		Comparison	In conductive status	7.400	14.400	6.700	10.800	
		of specified date	In non-conductive status	7.400	14.400	6.700	10.800	
		Comparison	In conductive status	6.000	12.800	5.400	9.600	
		of current date	In non-conductive status	6.000	12.800	5.400	9.600	
		Comparison	In conductive status	7.700	14.200	6.800	10.900	
	LDDT>	of specified date	In non-conductive status	7.700	14.200	6.800	10.900	
	LUUI>	Comparison	In conductive status	6.400	12.800	5.500	9.700	
		of current date	In non-conductive status	6.400	12.800	5.500	9.700	
		Wh	en not executed		0.160		0.038	
		Comparison	In conductive status	7.300	14.000	6.500	10.700	
	ANDDT>	of specified date	In non-conductive status	7.300	14.000	6.500	10.700	
		Comparison	In conductive status	6.100	12.700	5.300	9.300	
		of current date	In non-conductive status	6.100	12.700	5.300	9.300	
		Wh	en not executed		0.160	L	0.038	
		Comparison	In conductive status	7.400	14.400	6.700	10.800	
	ORDT>	of specified date	In non-conductive status	7.400	14.400	6.700	10.800	
		Comparison	In conductive status	6.000	12.800	5.400	9.600	
		of current date	In non-conductive status	6.000	12.800	5.400	9.600	

				Processing Time (μs)			
Category	Instruction	Cor	ndition (Device)	L02CPU, L	.02CPU-P	L26CPU-BT, L2	26CPU-PBT
				Min.	Max.	Min.	Max.
		Comparison	In conductive status	7.700	14.200	6.800	10.900
	LDDT<=	of specified date	In non-conductive status	7.700	14.200	6.800	10.900
	LDD1 \=	Comparison	In conductive status	6.400	12.800	5.500	9.700
		of current date	In non-conductive status	6.400	12.800	5.500	9.700
		Wh	en not executed		0.160		0.038
		Comparison	In conductive status	7.300	14.000	6.500	10.700
	ANDDT<=	of specified date	In non-conductive status	7.300	14.000	6.500	10.700
		Comparison	In conductive status	6.100	12.700	5.300	9.300
		of current date	In non-conductive status	6.100	12.700	5.300	9.300
		Wh	en not executed		0.160		0.038
		Comparison	In conductive status	7.400	14.400	6.700	10.800
	ORDT<=	of specified date	In non-conductive status	7.400	14.400	6.700	10.800
		Comparison	In conductive status	6.000	12.800	5.400	9.600
		of current date	In non-conductive status	6.000	12.800	5.400	9.600
		Comparison	In conductive status	7.700	14.200	6.800	10.900
	LDDT<	of specified date	In non-conductive status	7.700	14.200	6.800	10.900
		Comparison	In conductive status	6.400	12.800	5.500	9.700
		of current date	In non-conductive status	6.400	12.800	5.500	9.700
Application		Wh	en not executed		0.160	<u> </u>	0.038
instruction	ANDDT<	Comparison	In conductive status	7.300	14.000	6.500	10.700
		of specified date	In non-conductive status	7.300	14.000	6.500	10.700
		Comparison	In conductive status	6.100	12.700	5.300	9.300
		of current date	In non-conductive status	6.100	12.700	5.300	9.300
		Wh	en not executed		0.160		0.038
		Comparison	In conductive status	7.400	14.400	6.700	10.800
	ORDT<	of specified date	In non-conductive status	7.400	14.400	6.700	10.800
		Comparison	In conductive status	6.000	12.800	5.400	9.600
		of current date	In non-conductive status	6.000	12.800	5.400	9.600
		Comparison	In conductive status	7.700	14.200	6.800	10.900
_	LDDT	of specified date	In non-conductive status	7.700	14.200	6.800	10.900
	LDDT>=	Comparison	In conductive status	6.400	12.800	5.500	9.700
		of current date	In non-conductive status	6.400	12.800	5.500	9.700
		Wh	en not executed		0.160	L	0.038
		Comparison	In conductive status	7.300	14.000	6.500	10.700
	ANDDT>=	of specified date	In non-conductive status	7.300	14.000	6.500	10.700
		Comparison	In conductive status	6.100	12.700	5.300	9.300
		of current date	In non-conductive status	6.100	12.700	5.300	9.300

				Processing Time (μs)			
Category	Instruction	Cor	Condition (Device)		_02CPU-P	L26CPU-BT, L	26CPU-PBT
					Max.	Min.	Max.
			en not executed		0.160	_	0.038
		Comparison	In conductive status	7.400	14.400	6.700	10.800
	ORDT>=	of specified date	In non-conductive status	7.400	14.400	6.700	10.800
		Comparison	In conductive status	6.000	12.800	5.400	9.600
		of current date	In non-conductive status	6.000	12.800	5.400	9.600
		Comparison	In conductive status	7.600	14.000	6.700	10.800
	LDTM=	of specified clock	In non-conductive status	7.600	14.000	6.700	10.800
	LDTW=	Comparison	In conductive status	6.200	12.700	5.400	9.500
		of current clock	In non-conductive status	6.200	12.700	5.400	9.500
, <u> </u>		Wh	en not executed		0.160	<u>I</u>	0.038
		Comparison	In conductive status	7.200	13.900	6.300	10.800
	ANDTM=	of specified clock	In non-conductive status	7.200	13.900	6.300	10.800
		Comparison	In conductive status	5.900	12.500	5.100	9.500
		of current clock	In non-conductive status	5.900	12.500	5.100	9.500
		Wh	en not executed		0.160	Į.	0.038
		Comparison	In conductive status	7.300	14.100	6.600	10.800
	ORTM=	of specified clock	In non-conductive status	7.300	14.100	6.600	10.800
		Comparison	In conductive status	6.000	12.700	5.300	9.500
Application		of current clock	In non-conductive status	6.000	12.700	5.300	9.500
instruction	LDTM<>	Comparison	In conductive status	7.600	14.000	6.700	10.800
		of specified clock	In non-conductive status	7.600	14.000	6.700	10.800
		Comparison	In conductive status	6.200	12.700	5.400	9.500
		of current clock	In non-conductive status	6.200	12.700	5.400	9.500
		Wh	en not executed		0.160	1	0.038
		Comparison	In conductive status	7.200	13.900	6.300	10.800
	ANDTM<>	of specified clock	In non-conductive status	7.200	13.900	6.300	10.800
		Comparison	In conductive status	5.900	12.500	5.100	9.500
		of current clock	In non-conductive status	5.900	12.500	5.100	9.500
		Wh	en not executed		0.160	1	0.038
		Comparison	In conductive status	7.300	14.100	6.600	10.800
	ORTM<>	of specified clock	In non-conductive status	7.300	14.100	6.600	10.800
		Comparison	In conductive status	6.000	12.700	5.300	9.500
		of current clock	In non-conductive status	6.000	12.700	5.300	9.500
		Comparison	In conductive status	7.600	14.000	6.700	10.800
	LDTM>	of specified clock	In non-conductive status	7.600	14.000	6.700	10.800
	LD I IVI	Comparison	In conductive status	6.200	12.700	5.400	9.500
		of current ciock	In non-conductive status	6.200	12.700	5.400	9.500

					Processing Time (μs)			
Category	Instruction	Cor	ndition (Device)	L02CPU, I	_02CPU-P	L26CPU-BT, L	26CPU-PBT	
				Min.	Max.	Min.	Max.	
			en not executed		0.160		0.038	
		Comparison	In conductive status	7.200	13.900	6.300	10.800	
	ANDTM>	of specified clock	In non-conductive status	7.200	13.900	6.300	10.800	
		Comparison	In conductive status	5.900	12.500	5.100	9.500	
		of current clock	In non-conductive status	5.900	12.500	5.100	9.500	
			en not executed		0.160		0.038	
		Comparison	In conductive status	7.300	14.100	6.600	10.800	
	ORTM>	of specified clock	In non-conductive status	7.300	14.100	6.600	10.800	
		Comparison	In conductive status	6.000	12.700	5.300	9.500	
		of current clock	In non-conductive status	6.000	12.700	5.300	9.500	
		Comparison	In conductive status	7.600	14.000	6.700	10.800	
	I DTM 4-	of specified clock	In non-conductive status	7.600	14.000	6.700	10.800	
	LDTM<=	Comparison	In conductive status	6.200	12.700	5.400	9.500	
		of current clock	In non-conductive status	6.200	12.700	5.400	9.500	
	ANDTM<=	Wh	en not executed		0.160		0.038	
		Comparison	In conductive status	7.200	13.900	6.300	10.800	
		of specified clock	In non-conductive status	7.200	13.900	6.300	10.800	
		Comparison	In conductive status	5.900	12.500	5.100	9.500	
Application		of current clock	In non-conductive status	5.900	12.500	5.100	9.500	
instruction		Wh	en not executed		0.160	1	0.038	
	ORTM<=	Comparison	In conductive status	7.300	14.100	6.600	10.800	
		of specified clock	In non-conductive status	7.300	14.100	6.600	10.800	
		Comparison	In conductive status	6.000	12.700	5.300	9.500	
		of current clock	In non-conductive status	6.000	12.700	5.300	9.500	
		Comparison	In conductive status	7.600	14.000	6.700	10.800	
	LDTM<	of specified clock	In non-conductive status	7.600	14.000	6.700	10.800	
	LDTWIS	Comparison	In conductive status	6.200	12.700	5.400	9.500	
		of current clock	In non-conductive status	6.200	12.700	5.400	9.500	
		Wh	en not executed		0.160	1	0.038	
		Comparison	In conductive status	7.200	13.900	6.300	10.800	
	ANDTM<	of specified clock	In non-conductive status	7.200	13.900	6.300	10.800	
		Comparison	In conductive status	5.900	12.500	5.100	9.500	
		of current clock	In non-conductive status	5.900	12.500	5.100	9.500	
		Wh	en not executed		0.160		0.038	
		Comparison	In conductive status	7.300	14.100	6.600	10.800	
	ORTM<	of specified clock	In non-conductive status	7.300	14.100	6.600	10.800	
		Comparison	In conductive status	6.000	12.700	5.300	9.500	
		of current clock	In non-conductive status	6.000	12.700	5.300	9.500	

					Processing Time (μs)			
Category	Instruction	Con	dition (Device)	L02CPU, L		L26CPU-BT, L	26CPU-PBT	
				Min.	Max.	Min.	Max.	
		Comparison	In conductive status	7.600	14.000	6.700	10.800	
	LDTM>=	of specified clock	In non-conductive status	7.600	14.000	6.700	10.800	
	LDTW/~	Comparison	In conductive status	6.200	12.700	5.400	9.500	
		of current clock	In non-conductive status	6.200	12.700	5.400	9.500	
		Whe	en not executed		0.160		0.038	
		Comparison	In conductive status	7.200	13.900	6.300	10.800	
	ANDTM>=	of specified clock	In non-conductive status	7.200	13.900	6.300	10.800	
		Comparison	In conductive status	5.900	12.500	5.100	9.500	
		of current	In non-conductive status	5.900	12.500	5.100	9.500	
			en not executed		0.160		0.038	
		Comparison	In conductive status	7.300	14.100	6.600	10.800	
		of specified	In non-conductive	7.000	11.100	0.000	10.000	
	ORTM>=	clock	status	7.300	14.100	6.600	10.800	
		Comparison	In conductive status	6.000	12.700	5.300	9.500	
		of current clock	In non-conductive status	6.000	12.700	5.300	9.500	
	SCL (§1) (§2) (D)	SM750	Point No.1 < 🗐 < Point No.2	12.500	29.200	11.900	23.000	
		= ON	Point No.9 < St) < Point No.10	13.200	29.100	12.100	23.000	
		SM750	Point No.1 < S1 < Point No.2	12.100	28.900	10.900	22.200	
Application instruction		= OFF	Point No.9 < S1 < Point No.10	13.900	30.900	12.700	23.900	
	DSCL §) §2 (D)	SM750	Point No.1 < 🗐 < Point No.2	12.500	29.200	11.900	23.000	
		= ON	Point No.9 < 🗐 < Point No.10	13.200	29.100	12.100	23.000	
		SM750	Point No.1 < 🗐 < Point No.2	12.100	28.900	10.900	22.200	
		= OFF	Point No.9 < 🗐 < Point No.10	13.900	30.900	12.700	23.900	
		SM750	Point No.1 < §1 < Point No.2	13.400	29.700	11.800	23.300	
	SCL2 \$1 \$2 D	= ON	Point No.9 < §1 < Point No.10	12.900	29.500	12.100	23.300	
	30L2 (9) (62 (9)	SM750	Point No.1 < 🗐 < Point No.2	12.200	29.100	11.000	22.600	
		= OFF	Point No.9 < 🗐 < Point No.10	13.900	30.700	12.600	23.900	
		SM750	Point No.1 < 🗐 < Point No.2	13.400	29.700	11.800	23.300	
	Decl 2 M M C	= ON	Point No.9 < 🗐 < Point No.10	12.900	29.500	12.100	23.300	
	DSCL2 (§1) (§2) (D)	SM750	Point No.1 < 🗐 < Point No.2	12.200	29.100	11.000	22.600	
		= OFF	Point No.9 < 🗐 < Point No.10	13.900	30.700	12.600	23.900	

				Processing	ι Time (μs)	
Category	Instruction	Condition (Device)	L02CPU, L	02CPU-P	L26CPU-BT, L	26CPU-PBT
			Min.	Max.	Min.	Max.
	RSET	Standard RAM	3.500	11.100	2.700	5.900
	DATE -	No digit increase	9.000	17.900	4.600	7.000
	DATE -	Digit increase	10.000	19.200	4.600	6.500
	SECOND	_	4.600	9.800	2.200	3.400
	HOUR	_	4.600	10.300	2.400	4.300
	OCDOFT	SD memory card to standard ROM	690.800	736.470	1146.900	1179.500
	QCDSET	Standard ROM to SD memory card	6981.400	7232.070	5613.900	5653.500
	DATERD	_	4.600	11.200	2.500	4.200
	DATEWR	_	6.500	19.300	4.100	8.900
	DATE :	No digit increase	10.000	19.400	4.700	6.600
	DATE +	Digit increase	9.900	19.700	4.600	6.500
	S.DATERD	_	7.800	22.500	4.800	7.100
	O DATE :	No digit increase	15.100	34.100	7.400	10.000
	S.DATE +	Digit increase	15.000	34.100	7.400	10.000
		No digit increase	13.700	33.600	7.400	10.300
	S.DATE -	Digit increase	13.700	33.600	7.500	10.200
	PSTOP	_	67.600	104.100	56.600	79.800
	POFF	_	66.800	103.600	57.200	79.800
	PSCAN		67.900	104.800	60.100	79.900
	WDT		1.600	4.800	1.100	2.400
	DUTY		4.900	10.100	4.800	9.600
	TIMCHK		4.100	9.100	3.500	4.700
	ZRRDB	File register of standard RAM	2.900	3.300	1.800	2.100
Application	ZRWRB	File register of standard RAM	3.600	3.800	2.400	2.700
instruction	ADRSET		2.200	4.800	2.100	2.600
	ZPUSH		8.000	12.000	5.800	7.500
	ZPOP		8.200	10.900	5.800	6.400
	21 01	When mounting CC-Link module	0.200	10.000	0.000	0.400
		(Master station side)	23.700	48.500	19.300	26.000
		When mounting CC-Link module (Local station side)	23.700	48.500	19.100	26.200
	S.ZCOM	When mounting CC-Link IE Field	04.500		24.000	
		Network module (Master station side)	31.500	72.000	31.000	58.000
		When mounting CC-Link IE Field	31.500	72.000	31.000	58.000
		Network module (Local station side)	01.000	72.000	01.000	30.000
	S.RTREAD	_	8.500	27.000	7.400	19.000
	S.RTWRITE	_	9.000	28.000	8.300	19.800
	UNIRD n1 D n2	n2 = 1	5.000	14.100	3.700	8.000
	UNIKU III @ IIZ	n2 = 16	13.600	22.600	12.200	16.600
	TYPERD	_	32.100	67.600	29.500	52.500
	TRACE	Start	58.100	58.100	43.800	44.700
	TRACER	_	6.100	6.100	4.500	4.500
	LIMCC	Number of displayed characters = 1	7.300	17.000	7.000	13.500
	UMSG	Number of displayed characters = 32	16.500	26.300	14.300	21.300
	SP.FWRITE	_	81.000	81.800	63.500	64.100
	SP.FREAD	_	81.100	81.700	61.600	62.500
	SP.DEVST	_	50.100	50.100	39.400	39.400
	S.DEVLD		12.000	27.600	10.000	17.000

Remark

For the instructions for which a rise execution instruction ($\square P$) is not specified, the processing time is the same as an ON execution instruction.

Example WORDP instruction and TOP instruction

- (2) Table of the time to be added when file register, extended data register, extended link register, module access device, and link direct device are used
 - (a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT

	Data	Device	Processing Time (µs)			
Device name		Specification	L02CPU,	L26CPU-BT,		
			Location	L02CPU-P	L26CPU-PBT	
File register (R)	When standard RAM is used	Bit	Source	0.100	0.048	
			Destination	0.220	0.038	
		Word	Source	0.100	0.048	
			Destination	0.100	0.038	
		Double word	Source	0.200	0.095	
			Destination	0.200	0.086	
	When standard RAM is used	Bit	Source	0.140	0.057	
File register (7P)			Destination	0.280	0.048	
File register (ZR), Extended data register (D),		Word	Source	0.140	0.057	
Extended link register (W)			Destination	0.140	0.048	
Exterided link register (VV)		Double word	Source	0.240	0.105	
			Destination	0.240	0.095	
	1			11.700	11.200	
		Bit	Destination	15.400	15.300	
Madula agges device (Un)CF	1\	Word	Source	9.460	9.410	
Module access device (Un\G□)		vvoid	Destination	19.000	19.000	
	Double word	Source	11.000	10.900		
		Double word	Destination	18.800	18.700	
		Bit -	Source	41.600	37.900	
	Destination		63.200	58.100		
Link direct device (In)	Word -	Source	40.700	37.500		
Link direct device (Jn\□)		Destination	31.700	30.800		
	Double word	Source	49.400	43.400		
		Destination	39.600	37.300		

Appendix 2 CPU PERFORMANCE COMPARISON

Appendix 2.1 Comparison of Q, LCPU with AnNCPU, AnACPU, and AnUCPU

Appendix 2.1.1 Usable devices

Dev	Device name QCPU		LCPU	U AnUCPU AnACPU		AnNCPU	
Number	of I/O points ^{*9}	Q00J: 256 points Q00: 1024 points Q01: 1024 points	Q02 Q02H Q06H Q12H Q25H Q02PH Q06PH Q06PH Q12PH Q256 points Q00U: Q12PR Q12PR Q12PRH Q12PRH Q03UD(E) Q04UD(E)H Q10UD(E)H Q13UD(E)H Q26UD(E)H Q26UD(E)H Q26UD(E)H Q26UD(E)H Q26UD(E)H Q20UD(E)H	L02CPU, L02CPU-P: 1024 points L26CPU-BT; L26CPU-PBT: 4096 points	A2U: 512 points A2U-S1: 1024 points A3U: 2048 points A4U: 4096 points	— A2A: 512 points A2A-S1: 1024 points A3A: 2048 points —	A1N: 256 points A2N: 512 points A2N-S1: 1024 points A3N: 2048 points —
Number of I/O device points*8		2048 points*1 8192 points*1		8192 points*1	8192 points		rices points of each
Internal relay		8192 points ^{*1}		8192 points*1	Total 8192 points		Total 2049 points
Latch relay		2048 points*1 8192 points*1		8192 points*1			Total 2046 points
Step	Sequence program	_		_			_
	SFC	2048 points*6	8192 points	8192 points		_	
Annuncia	ator	1024 points*1	2048 points ^{*1}	2048 points*1	2048 points	2048 points	256 points
Edge relay		1024 points*1	2048 points*1	2048 points*1	_		
Link relay		2048 points*1	8192 points*1	8192 points*1	8192 points	4096 points	1024 points
Link special relay		1024 points	2048 points	2048 points	56 points		1
Timer		512 points*1	2048 points*1	2048 points*1	Total 2048 points Total 256 p		Total 256 points
Retentive timers		0 points*1		0 points*1	1001		
Counter		512 points*1	1024 points*1	1024 points*1	1024 points		256 points
Data reg		11136 points*1	12288 points*1	12288 points*1	8192 points	6144 points	1024 points
Link regi		2048 points*1 1024 points	8192 points*1	8192 points ^{*1} 2048 points	8192 points	4096 points	1024 points
	Link special register 1024 points 2048 points Function input 16 points (FX0 to FXF)*7		16 points (FX0 to FXF)*7	56 points —			
Function output 16		10	6 points (FY0 to FYF)*7	16 points (FY0 to FYF)*7	_		
Special relay 1000 points 2048 points		2048 points	2048 points	256 points			
Function	Function register 5 points (FD0 to FD4)		5 points (FD0 to FD4)	_			
Special register 1000 points 2048 points		2048 points	2048 points	256 points			
Link direct device			Designated by J□\□	_	_		
	Intelligent function module device Designated by U□\G□		Designated by U□\G□	_			

Device name		QCPU			LCPU	AnUCPU	AnACPU	AnNCPU	
Index Z register		10 points (Z0 to Z9)			20 points (Z0 to Z19)	7 points (Z	Z, Z1 to Z6)	1 point (Z)	
V*2	V*2	_		_	7 points (V, V1 to V6) 1 point (V		1 point (V)		
File register		32768 points/ block*5 (R0 to R32767)	32768 points/block (R0 to R32767)*10		32768 points/ block (R0 to R32767)	8192 points/block(R0 to R8191)		R8191)	
Accumulator*3		_		_	2 points				
Nesting		15 points			15 points	8 points			
Pointer		300 points	512 points	4096 points	4096 points	256 points			
Interrupt pointe	rs	128 points	128 points	256 points	256 points	32 points			
SFC blocks		126 ^{*6}		320 points	320 points				
SFC transition	devices	_	512 points		512 points	_			
Decimal consta	Decimal constants		K - 2147483648 to K2147483647						
Hexadecimal constants		H0 to HFFFFFF				F			
Real number constants*6		E ± 1.17550-38 to E ± 3.40282+38					_		
Character string	g	"QnACPU", "ABCD" ^{*4}							

- *1: The number of device points can be changed at the parameters.
- *2: CPU uses V as an edge relay.
- *3: Instructions that used accumulators with the AnNCPU, AnACPU, and AnUCPU have different formats with the QCPU.
- *4: Can only be used by the \$MOV instruction with the Q00JCPU, Q00CPU, and Q01CPU.
- *5: The Q00JCPU does not have file registers.
- *6: Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and QCPU).
- *7: Each 5 points of FX0 to FX4 and FY0 to FY4 can be used on the programs.
- *8: The number of points that can be used on the programs
- *9: The number of accessible points to actual I/O modules
- *10: The Q00UJCPU does not have file registers.

Appendix 2.1.2 I/O control mode

	I/O control mode		QCPU	LCPU	AnUCPU	AnACPU	AnNCPU
Refresh mode		0	0	0	0	○*²	
		Partial refresh instructions	0	0	0	0	0
	Direct I/O method	Dedicated instruction*1	_	_	0	0	_
		Direct access input	0	0	_	_	_
	Direct access output	0	0	_		_	
Direct mode		_	_	_	_	○*²	

Symbol in table \bigcirc : Usable, \longrightarrow : Unusable

- *1: The DOUT, DSET, and SRST instructions are direct output dedicated instructions. There are no dedicated instructions for direct input.
- *2: Switching between the refresh mode and direct mode is conducted with an AnNCPU DIP switch.

Appendix 2.1.3 Data that can be used by instructions

Settin	g Data	QCPU	LCPU	AnUCPU	AnACPU	AnNCPU
Bit data	Bit device	0	0	0	0	0
	Word device	(Bit specification required)	(Bit specification required)	_	1	1
Word data	Bit device	(Digit specification required)	(Digit specification required)	(Digit specification required)	Oigit specification required)	Oigit specification required)
	Word device	0	0	0	0	0
Double word data	Bit device	(Digit specification required)	(Digit specification required)	(Digit specification required)	Oigit specification required)	Oigit specification required)
	Word device	0	0	0	0	0
Real number data		O*1	0	0	0	_
Character string da	nta	○ ^{*2}	0	_	_	_

Symbols in table \bigcirc : Usable, - : Unusable

^{*1:} Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and Q01CPU).

^{*2:} Usable with only the MOV instruction for the Q00JCPU, Q00CPU, and Q01CPU.

Appendix 2.1.4 Timer comparison

Functi	on	QCPU/LCPU	AnUCPU	AnACPU	AnNCPU
Measurement unit Low speed timer		100ms (default value) Change of measurement unit at the parameter is enabled. QCPU/LCPU: 1 to 1000ms (1ms unit)	Fixed at 100ms		
	Designation method		HH	K1 T0	00 >
High speed timer	Measurement unit	10ms (default value) Change of measurement unit at the parameter is enabled. QnUCPU/LCPU: 0.01 to 100ms (0.01ms unit) QCPU(Other than QnUCPU) : 0.1 to 100ms (0.1ms unit)	Fixed at 10ms		
Tigit speed tillel	Designation method	High speed timer specification High speed timer setting: Conducted by sequence program	High speed timer Conducte	`	00 >
Measurement unit		Same measurement unit as low speed timer	Fixed at 100ms		
Retentive timers	Designation method	K100 >		K1 T0	00 >
	Measurement unit	Same measurement unit as high speed timer			
High speed retentive timer	Designation method	High speed timer specification High speed timer setting: Conducted by sequence program	None		
Setting range for se	t values	1 to 32767	1 to 32767		
Processing for set v	alue 0	Momentarily ON	No maximum (do	es not time out)	
	Contact	Enabled (only Z0 and Z1 are usable)	Enabled		Disabled
Index modification	Coil	Enabled (only Z0 and Z1 are usable)	Disabled		Disabled
maex modification	Set value	Enabled (Z0 to Z15 are usable)*1	Disabled		Disabled
	Present value	Enabled (Z0 to Z15 are usable)*1	Enabled		Enabled
Update processing value	for present	When OUT Tn instruction is executed	When END proce	ssing is done	
Contact ON/OFF pr	-	PU can use Z0 to Z9.			

^{*1:} The Q00J/Q00/Q01CPU can use Z0 to Z9.

The Universal model QCPU/LCPU can use Z0 to Z19.

(1) Cautions on using timers

QCPU, LCPU updates the present value of timers and turns ON/OFF the contacts of them at the execution of OUT T \square instruction.

Therefore, if "Present value \ge Set value" when the timer coil is turned ON, the contact of that timer is turned ON. When creating a program in which the operation of the timer contact triggers the operation of another timer, create the program for the timer that operates later first.


In the following cases, all timers go ON at the same scan if the program is created in the order the timers operate.

- With high speed timers, if the set value is smaller than a scan time.
- With slow timers, if "1" is set.

Example

• For timers T0 to T2, the program is created in the order the timer operates later.

• For timers T0 to T2, the program is created in the order of timer operation.



Appendix 2.1.5 Comparison of counters

Function		QCPU/LCPU	AnUCPU	AnACPU	AnNCPU
Designation method		K100 >		K10 C0	>00
	Contact	Enabled (only Z0 and Z1 are usable)	• Enabled		 Disabled
La dessera differente a	Coil	Enabled (only Z0 and Z1 are usable)	Disabled		 Disabled
Index modification	Set value	Disabled	Disabled		 Disabled
	Present value	• Enabled (Z0 to Z15 are usable)*1	• Enabled		• Enabled
Update processing for present value		When OUT Cn instruction is executed	• When END pro	ecceina is dono	
Contact ON/OFF processing		- When OOT Charletaction is executed	When END processing is done		

^{*1:} The Q00J/Q00/Q01CPU can use Z0 to Z9.
The Universal model QCPU/LCPU can use Z0 to Z19.

Appendix 2.1.6 Comparison of display instructions

Instruction	QCPU/LCPU	AnUCPU	AnACPU	AnNCPU
	When SM701 is OFF: Output continued until	When M9049 is OFF: Output continued until		
PR*1	00 _H encountered	00 _H encountered		
	When SM701 is ON: 16 characters output	• When M9049 is ON: 16 characters output		ers output
	When SM701 is OFF: 32-character comment			
PRC*1	output 16 abarractor comment output			
PRC	When SM701 is ON: Upper 16 characters	When SM701 is ON: Upper 16 characters		
	output			

^{*1:} Unusable for the Q00J/Q00/Q01CPU.

Appendix 2.1.7 Instructions whose designation format has been changed (Except dedicated instructions for AnACPU and AnUCPU)

Because the QCPU, LCPU does not have accumulators (A0, A1), the format of AnUCPU, AnACPU and AnNCPU instructions that used accumulators has been changed.

Function QCPU/L		LCPU	AnUCPU/AnA0	CPU/AnNCPU
1 diletion	Instruction Format	Remarks	Instruction Format	Remarks
	ROR D n	• D : Rotation data	ROR n	Rotation data are set at A0.
16-bit rotation to right	RCR D n	D : Rotation data SM700 is used for carry flag.	-RCR n	Rotation data are set at A0. M9012 is used for carry flag.
	ROL D n	• D : Rotation data	ROL	Rotation data are set at A0.
16-bit rotation to left	RCL D n	D : Rotation data SM700 is used for carry flag.	- RCL n	Rotation data are set at A0. M9012 is used for carry flag.
	DROR D n	• D : Rotation data	DROR n	• Rotation data are set at A0 and A1.
32-bit rotation to right	-DRCR D n	D : Rotation data SM700 is used for carry flag.	-DRCR n	Rotation data are set at A0 and A1.M9012 is used for carry flag.
	DROL D n	D : Rotation data	DROL n	• Rotation data are set at A0 and A1.
32-bit rotation to left	-DRCL D n	• D : Rotation data • SM700 is used for carry flag.	-DRCL n	Rotation data are set at A0 and A1.M9012 is used for carry flag.
16-bit data search	- SER S1 S2 D n -	Search results are stored at the D and D+1 devices.	SER S1 S2 n	Search results are stored at A0 and A1.
32-bit data search	DSER S1 S2 D n	 Search results are stored at the D and D+1 devices. 	DSER S1 S2 n	Search results are stored at A0 and A1.
16-bit data bit check	SUM S D	Check results are stored at the D device.	SUM	Check results are stored at A0.
16-bit data bit check	-DSUM S D	Check results are stored at the D device.	DSUM S	Check results are stored at A0.
Partial refresh	RFS D n	 Dedicated instruction is added. 	SEG D n	Only when M9052 is ON
8-character ASCII conversion	- \$MOV (Character string) D	_	ASC (Character string) D	_
Carry flag set	SET SM700	No dedicated instruction	STC	_
Carry flag reset	RST SM700	No dedicated instruction	-CLC	_
Jump to END instruction	GOEND	Dedicated instruction is added.	CJ P255	P255: END instruction designation
CHK instruction*1	Н	The CHKST instruction is added.	P254 HHHHH CHK	_

^{*1:} Unusable for the Q00J/Q00/Q01CPU/Universal model QCPU/LCPU.


Appendix 2.1.8 AnACPU and AnUCPU dedicated instructions

(1) Method of expression of dedicated instructions

Dedicated instructions based on the LEDA, LEDB, LEDC, SUB, and LEDR instructions, that are used with the AnACPU or AnUCPU have been changed for the same format as the basic instructions and the application instructions for the QCPU, LCPU.

The instructions that cannot be converted due to the absence of the corresponding instructions in the QCPU, LCPU are converted into OUT SM1255/OUT SM999 (for the Q00J/Q00/Q01CPU).

The instructions that have been converted into OUT SM1255/OUT SM999 should be replaced by other instructions or deleted.



(2) Dedicated instructions whose names have been changed Dedicated instructions for the AnUCPU or AnACPU which have the same instruction name as is used for basic instructions and application instructions have undergone name changes in the QCPU, LCPU.

Function	QCPU/LCPU	AnUCPU/AnACPU
Floating point addition	E+	ADD
Floating point subtraction	E-	SUB
Floating point multiplication	E*	MUL
Floating point division	E/	DIV
Data dissociation	NDIS	DIS
Data association	NUNI	UNI
Updating check patterns	CHKCIR*1, CHKEND*1	CHK, CHKEND

^{*1:} Not available on Q00J/Q00/Q01CPU/Universal model QCPU/LCPU.


Appendix 3 APPLICATION PROGRAM EXAMPLES

Appendix 3.1 Concept of Programs which Perform Operations of a nth power of X, a nth root X

(1) Concept of programs which perform operations of $\boldsymbol{X}^{\boldsymbol{n}}$

 X^n can be operated using $e^{(nlogeX)}$.

For example, the operation of $10^{1.2}$ is $e^{(1.2 \times loge10)}$, which is represented in the form of a sequence program as shown below.



Converts 10 into a real number format data and stores the result in D0 and D1.

Executes Loge10 operation and stores the result in D2 and D3.

Converts 12 into a real number format data and stores the result into D4 and D5.

Divides D4 and D5 (12) by D0 and D1 (10), and stores the result (1, 2) in D6 and D7 (1, 2).


Multiplies D2 and D3 (Loge10) by D6 and D7 (1, 2) and stores the result in D8 and D9.

Executes Loge(D8, D9) operation and stores the result in D10 and D11.

(2) Concept of program which performs operation of $\sqrt[n]{X}$

 $\sqrt[n]{X}$ can be operated using $e^{(\frac{1}{n}logeX)}$

For example, the operation of $\sqrt[3]{10}$ is $e^{(\frac{1}{3} \times \log e^{10})}$, which is represented in the form of a sequence program as shown below.



Converts 10 into a real number format data and stores the result in D20 and D21.

Executes Loge10 operation and stores the result in D22 and D23.

Converts 3 into a real number type data and stores the result in D24 and D25.

Divides D22 and D23 (Loge10) by D24 and D25 (3) and stores the result in D26 and D27.

Executes Loge(D26, D27) operation and stores the result in D28 and D29.

INDEX

0 to 9	BCD 8-digit multiplication and division operations 206
16-bit BIN data decrement	BCD 8-digit square roots
16-bit BIN data increment	BCD type arc cosine operation 549
16-bit data check	BCD type arc sine operations
16-bit data exchanges	BCD type arc tangent operations
16-bit data exclusive NOR operations	BCD type COS operations
16-bit data negation transfer	BCD type SIN operation
16-bit data search	BIN 16 bit-data sort operations
16-bit data transfer	BIN 16-bit addition and subtraction operations 188
16-bit exclusive OR operations	BIN 16-bit block data comparisons
1-bit shift to left of n-bit data	BIN 16-bit data block addition and subtraction
1-bit shift to right of n-bit data	operations
1-word shift to left of n-word data	BIN 16-bit data comparisons
1-word shift to right of n-word data	BIN 16-bit dead band controls
32-bit BIN data decrement	BIN 16-bit multiplication and division operations 194
32-bit BIN data increment	BIN 32 bit-data sort operations
32-bit data check	BIN 32-bit addition and subtraction operations 191
32-bit data exchanges	BIN 32-bit block data comparisons 184
32-bit data exclusive NOR operations	BIN 32-bit data block addition and subtraction
32-bit data negation transfer	operations
32-bit data search	BIN 32-bit data comparisons
32-bit data transfer	BIN 32-bit dead band controls
4-bit dissociation of 16-bit data	BIN 32-bit multiplication and division operations 196
4-bit linking of 16-bit data	Bit device output inversion
7-segment decode	Bit device shift
- additional decoded	Bit processing instructions
A	Bit set for word devices
	Bit tests
Addition and subtraction of floating-point data	Block 16-bit data exchanges
(Double precision)212	Block 16-bit data transfer
Addition and subtraction of floating-point data	Block exclusive NOR operations
(Single precision)	Block exclusive OR operations
AnACPU and AnUCPU dedicated instructions 832	Block logical products
Annunciator output	Block logical sum operations
Arc cosine operation on floating-point data	Block switching method
(Double precision)514 Arc cosine operation on floating-point data	Buffer memory access instruction 426
(Single precision)513	
Arc sine operation on floating-point data	C
(Double precision)	Colculation of averages for 16 hit data 201
Arc sine operation on floating-point data	Calculation of averages for 16-bit data
(Single precision)	Calculation of averages for 32-bit data
Arc tangent operation on floating-point data	Calculation of totals for 32-bit data
(Double precision)518	CC-Link
Arc tangent operation on floating-point data	Changing check format of CHK
(Single precision)	Character string data comparisons 179
Arithmetic Operation Instructions	Character string length detection
Association Instructions	Character string processing instructions 447
	Character string search
В	Character string transfer
Basic model QCPU	Clock data addition operation 575
Batch recovery of index register	Clock data subtraction operation 577
Batch reset of bit devices	Clock instructions
Batch save of index register	Common logarithm operation on floating-point data
BCD 4-digit addition and subtraction operations 198	(Double precision)
BCD 4-digit multiplication and division operations 204	Common logarithm operation on floating-point data
BCD 4-digit square roots	(Single precision)
PCD 8 digit addition and subtraction operations 201	Comparison Operation Instructions

Complement of 2 of BIN 16-bit data	1	Conversion from floating-point data to	
sign inversion)	246	BIN 16-bit data (Double precision)	240
Complement of 2 of BIN 32-bit data		Conversion from floating-point data to	
sign inversion)	246	BIN 16-bit data (Single precision)	238
Conditions for Execution of Instructions		Conversion from floating-point data to	00
Configuration of Instructions		BIN 32-bit data (Double precision)	240
Contact Instructions		Conversion from floating-point data to	2-70
Conversion from ASCII to hexadecimal BIN		BIN 32-bit data (Single precision)	220
Conversion from BCD 4-digit data to BIN data			230
	233	Conversion from floating-point data to	470
Conversion from BCD 4-digit data to	450	character string data	4/2
decimal ASCII data		Conversion from floating-point radian to angle	- 00
Conversion from BCD 8-digit data to BIN data	233	(Double precision)	523
Conversion from BCD 8-digit data to	450	Conversion from floating-point radian to angle	=00
decimal ASCII data	452	(Single precision)	
Conversion from BIN 16-bit data to		Conversion from Gray code to BIN 16-bit data	
character string	465	Conversion from Gray code to BIN 32-bit data	245
Conversion from BIN 16-bit data to decimal ASCII		Conversion from hexadecimal ASCII to	
	447	BIN 16-bit data	457
Conversion from BIN 16-bit data to		Conversion from hexadecimal ASCII to	
loating-point data (Double precision)	237	BIN 32-bit data	
Conversion from BIN 16-bit data to		Conversion from hexadecimal BIN to ASCII	481
loating-point data (Single precision)	235	Conversion from Single precision to	
Conversion from BIN 16-bit data to Gray code		Double precision	253
Conversion from BIN 16-bit data to		COS operation on floating-point data	
nexadecimal ASCII	449	(Double precision)	504
Conversion from BIN 16-bit to BIN 32-bit data		COS operation on floating-point data	
Conversion from BIN 32-bit data to	2 12	(Single precision)	503
character string	465	Counter	
Conversion from BIN 32-bit data to	700	Counter 1-phase input up or down	
decimal ASCII	117		
	447	Country 2-phase input up or down	
Conversion from BIN 32-bit data to	007	Counting Step Number	
loating-point data (Double precision)	237	CPU module	23
Conversion from BIN 32-bit data to		CPU performance comparison	
loating-point data (Single precision)		counters	
Conversion from BIN 32-bit data to Gray code	244	Data that can be used by instructions	
Conversion from BIN 32-bit data to		display instructions	
nexadecimal ASCII		I/O control mode	
Conversion from BIN 32-bit to BIN 16-bit data		Timer	
Conversion from BIN data to BCD 4-digit data		Usable devices	826
Conversion from BIN data to BCD 8-digit data	231		
Conversion from block BCD 4-digit data to		D	
block BIN 16-bit data	251	-	
Conversion from block BIN 16-bit data to		Data Control Instructions	553
BCD 4-digit data	250	Data conversion instructions	231
Conversion from character string to		Data dissociation in byte units	368
BIN 16-bit data	469	Data linking in byte units	
Conversion from character string to		Data processing instructions	
BIN 32-bit data	469	Data Table Operation Instructions	
Conversion from character string to		Data Transfer Instructions	
loating-point data	477	Date comparison	
Conversion from decimal ASCII to	777	Debugging and failure diagnosis instructions	
BCD 4-digit data	450	Decoding from 8 to 256 bits	
Conversion from decimal ASCII to	409	Deletion of character string	
	450	Deletion of data from data tables	
BCD 8-digit data	409		
Conversion from decimal ASCII to	455	Designation of modification values	00
BIN 16-bit data	455	Designation of modification values	446
Conversion from decimal ASCII to	.==	in index modification of entire ladders	
BIN 32-bit data	455	Destination (D)	
Conversion from Double precision to		Device range check	
Single precision	254	Direct 1-byte read from file register	
Conversion from floating-point angle to radian		Display instructions	
Double precision)	521	Dissociation of random data	365
Conversion from floating-point angle to radian			
Single precision)	519		

E	Insertion of data in data tables
Encoding from 256 to 9 hits	Instructions whose designation format has been
Encoding from 256 to 8 bits	changed
Ethernet	Intelligent function module device
	Interrupt disable
Expansion clock data addition operation	Interrupt enable
Expansion clock data subtraction operation 594	Interrupt program mask
Expansion Clock Instructions	
Exponent operation on floating-point data	J
(Double precision)	
Exponent operation on floating-point data	Jump to END
(Single precision)	
Exponentiation operation on floating-point data	L
(Double precision)	1
	L series
(Single precision)	Ladder block parallel connection
Extracting character string data from the left 485	Ladder block series connection
Extracting character string data from the right 485	LCPU
_	Leading edge output
F	Left rotation of 16-bit data
File register direct 1-byte write 609	Left rotation of 32-bit data
File register switching instructions	Linking character strings
	Linking of random data
File setting for comments	List of arithmetic operation instructions
File setting for file register	List of association instructions
Fixed cycle pulse output	List of bit processing instructions
Floating-point data comparisons	List of buffer memory access instructions 62
(Double precision)	List of character string processing instructions 63
Floating-point data comparisons	List of clock instructions
(Single precision)	List of comparison operation instructions
Floating-point data to BCD	List of contact instructions
Floating-point data transfer (Single precision) 257	List of data control instructions
Floating-point data transfer (Single precision) 237 Floating-point sign inversion (Double precision) 249	List of data conversion instructions
Floating-point sign inversion (Single precision) 248	List of data processing instructions
FOR to NEXT instruction loop	List of data transfer instructions
Forced end of FOR to NEXT instruction loop 385	List of debugging and failure diagnosis instructions 63
From BCD format data to floating-point data 498	List of display instructions
Trom Bob format data to modify point data+00	List of expansion clock instructions
	List of I/O refresh instructions
<u>G</u>	List of instructions for Multiple CPU high-speed transmission dedicated
GX Developer	List of instructions for Network refresh
GX Works2	
OX (101102	List of instructions for reading from
н	the CPU shared memory of another CPU 80 List of instructions for reading/writing routing
	information
High Performance model QCPU23	List of instructions for Redundant system
High-speed block transfer of file register 658	(For Redundant CPU)
High-speed retentive timer	List of instructions for writing to
High-speed timer141	the CPU shared memory of host CPU
How to Read Instruction Tables	List of logical operation instructions
	List of master control instructions
I	List of other convenient instructions
<u> </u>	List of other instructions
I/O refresh285	List of output instructions
I/O Refresh Instructions	List of program branch instructions
Identical 16-bit data block transfer	List of program control instructions
Identical 32-bit data block transfer	List of program execution control instructions
Index modification of entire ladder	List of rotation instructions
Indexing	List of shift instructions
Indexing with 16-bit index registers91	List of special function instructions
Indexing with 32-bit	List of structure creation instructions
Indirect address read operations611	List of switching instructions
Indirect Specification100	List of table operation instructions
Insertion of character string492	List of termination instructions

Loading and unloading 656	Print ASCII code	
Loading program from memory card 652	Print comment	
Logical products with 16-bit data 306	Process CPU	
Logical products with 32-bit data	Program Branch Instructions 2	
Logical sums of 16-bit data	Program control instructions 5	
Logical sums of 32-bit data	Program Execution Control Instructions 2	
Low-speed retentive timer	Program execution status check 6	
Low-speed timer	Program low speed execution registration 6	i01
	Program output OFF standby 5	99
M	Program scan execution registration 6	00
	Program standby5	98
Main routine program end	Programing Tool	
Master Control Instructions	Pulse conversion of direct output	55
Matrix input	Pulse conversion of edge relay operation results 1	37
Maximum value search for 16-bit data 371	Pulse density measurement	298
Maximum value search for 32-bit data 371	Pulse NOT operation start	28
MELSECNET(II/,B)	Pulse NOT parallel connection	28
MELSECNET/10	Pulse NOT series connection	28
MELSECNET/H	Pulse operation start1	26
Minimum value search for 16-bit data 373	Pulse parallel connection	
Minimum value search for 32-bit data 373	Pulse series connection	
Multiplication and division of floating-point data	Pulse width modulation3	
(Double precision)		
Multiplication and division of floating-point data	Q	
(Single precision)	-	
	Q series	
N	Q3□B	23
<u></u>	Q3□DB	24
Natural logarithm operation on floating-point data	Q3□RB	24
(Double precision)	Q3□SB	24
Natural logarithm operation on floating-point data	Q5□B	24
(Single precision)534	Q6□B	
n-bit shift to left of 16-bit data	Q6□RB	24
n-bit shift to left of n-bit data	Q6□WRB	24
n-bit shift to right of 16-bit data	QA1S5□B	24
n-bit shift to right of n-bit data	QA1S6□B	24
No operations	QnCPU	23
Number of devices and number of transfers (n) 82	QnHCPU	
Numerical key input using keyboard 612	QnPHCPU	23
n-word shift to left of n-word data 346	QnPRHCPU	23
n-word shift to right of n-word data 346	QnU(D)(H)CPU	23
	QnUCPU	23
0	QnUD(H)CPU	23
	QnUDE(H)CPU	23
Operation Processing Time		
Basic Model QCPU 707	R	
High Performance Model QCPU/	-	
Process CPU/Redundant CPU 722	Ramp signal	
LCPU	Random number generation 5	
Universal Model QCPU 746	Random replacement in character strings 4	87
Operation results conversion	Random selection from character strings 4	87
Operation results inversion	Reading 1-word data from the intelligent function	
Operation results pop	module	26
Operation results push	Reading 2-word data from the intelligent function	
Operation results read	module	26
Operation start	Reading clock data	
Other Convenient Instructions 287	Reading data from designated file 6	
Other instructions	Reading data from standard ROM 6	
Out (excluding timers, counters,	Reading device comment data 4	
and annunciators)	Reading Devices from Another CPU 6	99
	Reading expansion clock data 5	
P	Reading from other CPU shared memory 6	
	Reading module information6	
Parallel connection	Reading module model name6	
Pointer branch	Reading newest data from data tables 4	21

Reading oldest data from tables		Time data conversion (from Hour/Minute/Second to
Reading routing information		Second)
Reading/Writing Routing Information		Time data conversion (from Second to Hour/Minute/
Recovery from interrupt programs		Second)
Redundant CPU		Timing pulse generation
Refresh		Trace reset
Refresh for the designated module		Trace set
Registering routing information		Trailing edge output
Resetting devices (excluding annunciators)		Types of instructions
Resetting the master control		11
Return from subroutine programs		U
Right rotation of 16-bit data		Universal model QCPU
Right rotation of 32-bit data		Unloading program from program memory 654
Rotary table shortest direction control		Upper and lower byte exchanges 273
Rotation instruction		Upper and lower limit controls for BIN 16-bit data 553
		Upper and lower limit controls for BIN 32-bit data 553
S		User Message
Scaling (Coordinate data by point)		W
Scaling (Coordinate data by X and Y)		
Select refresh		Watchdog timer reset
Sequence program stop		Writing 1-word data to the intelligent function module
Serial number access method		Writing 2-word data to the intelligent function
Series connection		module
Setting annunciators		Writing clock data573
Setting devices (excluding annunciators)		Writing data to designated file 628
Setting the master control		Writing data to standard ROM 649
Shift instruction		Writing data to the data table 418
Shift Instructions		Writing Devices to Another CPU 696
SIN operation on floating-point data		Writing to host CPU shared memory 673,676
(Double precision)	501	
SIN operation on floating-point data		Z
(Single precision)		
Source (S)		Zone control for BIN 16-bit data
Special format failure check		Zone control for BIN 32-bit data558
Special function instructions		
Special function timer	292	
Square root operation for floating-point data	520	
(Double precision)Square root operation for floating-point data	529	
(Single precision)	527	
standard device registers (Z)		
Structure creation instructions		
Subroutine calls between program files		
Subroutine output OFF calls between		
program files	399	
Subroutine program calls		
Subroutine program output OFF calls		
Subset Processing		
Switching file register block numbers		
System Switching	703	
T		
<u>T</u>		
TAN operation on floating-point data		
(Double precision)	508	
TAN operation on floating-point data		
(Single precision)		
Teaching timer		
Termination Instructions		
Time check		
Time comparison	585	

INSTRUCTION INDEX

Symbols	BKBIN(P)251
	BKCMP□
\$+(P)225	BKCMP□P
\$<179	BKOR(P)316
\$<=	BKRST(P)
\$<>179	BKXNR(P)
\$=	BKXOR(P)322
\$>179	BMOV(P)
\$>=	BREAK(P)
\$MOV(P)	BRST(P)
*(P)	BSET(P)
+(P)188	BSFL(P)
/(P)	BSIN(P)
<172	BSQR(P)
<=	BTAN(P)
	BTOW(P)
=172	BXCH(P)
>172	BX311(1)::::::::::::::::::::::::::::::::::
>=172	
	<u>C</u>
A	CALL(P)
	CCOM412
ACOS(P)	CHK
ACOSD(P)514	CHKCIR
ADRSET(P)	CHKEND444
ANB131	CHKST
AND	CJ
ANDF	CML(P)
ANDFI	COM
ANDP	COMRD(P)
ANDPI	COS(P)
ANI	COSD(P)504
ASC(P)	
ASIN(P)	D
ASIND(P)511 ATAN(P)516	
ATAND(P)	D-(P)191
ATAND(F)	D(P).DDRD
	D(P).DDWR
В	D*(P)196
B-(P)	D+(P)
B*(P)	D/(P)196
B+(P)	D<
B/(P)	D<173
BACOS(P)	D=
BAND(P)	D>
BASIN(P)	D>=
BATAN(P)	DABCD(P)
BCD(P)	DABIN(P)
BCDDA(P)	DAND(P)
BCOS(P)	DATE-(P)
BDSQR(P)	DATE+(P)
BIN(P)	DATERD(P)
BINDA(P)447	DATEWR(P)
BINHA(P)449	DB-(P)
BK-(P)	DB*(P)
BK+(P)220	DB+(P)
BKAND(P)	DB/(P)
BKBCD(P)	

DBAND(P)555	DXOR(P)
DBCD(P)	DZONE(P)
DBCDDA(P)	· ,
DBIN(P)	E
DBINDA(P)	<u> </u>
DBINHA(P)	E-(P)
DBK-(P)	E*(P)
DBK+(P)	E+(P)
DBKCMP□	E/(P)
DBKCMP□P	E<
DBL(P)	
DCML(P)	E<=
DDABCD(P)	E<>
DDABIN(P)	E=
DDEC(P)	E>
DEC(P)	E>=
	ECALL(P)
DECO(P)	ECON(P)
DEG(P)	ED-(P)
DEGD(P)	ED*(P)
DELTA(P)	ED+(P)
DFLT(P)	ED/(P)
DFLTD(P)	ED<
DFMOV(P)	ED<=
DFRO(P)426,681	ED<>
DGBIN(P)	ED=
DGRY(P)	ED>177
DHABIN(P)	ED>=
DI	EDCON(P)
DINC(P)	EDMOV(P)
DINT(P)	EDNEG(P)
DINTD(P)	EFCALL(P)
DIS(P)	
DLIMIT(P)	EGF
DMAX(P)	EGP
DMEAN(P)	EI
DMIN(P)	EMOD(P)
DMOV(P)	EMOV(P)
	ENCO(P)
DNEG(P)	END
DOR(P)	ENEG(P)
DRCL(P)	EREXP(P)
DRCR(P)	ESTR(P)
DROL(P)	EVAL(P)
DROR(P)	EXP(P)530
DSCL(P)	EXPD(P)
DSCL2(P)	
DSER(P)	F
DSFL(P)	<u>-</u>
DSFR(P)	FCALL(P)
DSORT 375	FDEL(P)
DSTR(P)	
DSUM(P)	FEND
DT<	FF
DT<=	FIFR(P)
DT<>	FIFW(P)
DT=	FINS(P)
DT>	FLT(P)
DT>=	FLTD(P)
DTEST(P)	FMOV(P)
DTO(P)	FOR 383
DUTY	FPOP(P)
DVAL(P)	FROM(P)
	,
DWSUM(P)	
DXCH(P)	
DXNR(P)324	

G	MPP
GBIN(P) 245 GOEND 277 GRY(P) 244	MRD
Н	<u>N</u>
HABIN(P)	NDIS(P) 365 NEG(P) 246 NEXT 383 NOP 168 NOPLF 168 NUNI(P) 365
	0
INC(P) 228 INSTR(P) 491 INT(P) 238 INTD(P) 240 INV 135 IRET 284 IX 413 IXDEV 416 IXEND 413 IXSET 416	OR
JMP274	OUT T141 OUTH T141
	<u>P</u>
KEY612	PAGE n
L	PLOADP
LD 124 LDF 126 LDFI 128 LDI 124 LDP 126 LDPI 128 LEDR 437 LEFT(P) 485 LEN(P) 463 LIMIT(P) 553 LOG(P) 534 LOG10(P) 538 LOGD(P) 535	PLS. 152 PLSY 300 POFF(P) 599 POW(P) 525 POWD(P) 526 PR 432 PRC 434 PSCAN(P) 600 PSTOP(P) 598 PSWAPP 656 PUNLOADP 654 PWM 301
M	QCDSET(P)
MAX(P) 371 MC 159 MCR 159 MEAN(P) 381 MEF 136 MEP 136 MIDR(P) 487 MIDW(P) 487 MIN(P) 373 MOV(P) 256	RAD(P) 519 RADD(P) 521 RAMP 296 RBMOV(P) 658 RCL(P) 333 RCR(P) 330 RET 390

RFS(P) 285 RIGHT(P) 485 RND(P) 539 ROL(P) 333 ROR(P) 330 ROTC 294 RSET(P) 566 RST 148 RST F 150	TM>. 585 TM>=. 585 TO(P). 428,676 TRACE. 626 TRACER 626 TTMR. 291 TYPERD(P) 622
S	UDCNT1
	UDCNT2
S(P).DATE	UMSG
S(P).DATERD	UNIRD(P)
S(P).DEVLD	· ,
S(P).RTREAD	V
S(P).RTWRITE 670 S(P).TO 673	
S(P).ZCOM	VAL(P)
SCJ 274	NA/
SCL(P)	W
SCL2(P)	WAND(P)
SECOND(P) 579 SEG(P) 360	WDT(P) 605
SER(P)	WOR(P)
SET	WORD(P)
SET F	WTOB(P)
SFL(P) 339 SFR(P) 339	WXNR(P)
SFT(P)	WXOR(P)
SFTBL(P)	
SFTBR(P)	X
SFTWL(P)	XCALL
SIN(P)	XCH(P)
SIND(P)	
SORT	Z
SP.CONTSW. 703 SP.DEVST 649	ZONF(P)
SP.FREAD	ZPOP(P)
SP.FWRITE628	ZPUSH(P) 616
SPD	ZRRDB(P)
SQR(P)	ZRWRB(P) 609
SRND(P)	
STMR	
STOP	
STR(P) 465 STRDEL(P) 494	
STRINS(P)	
SUM(P)356	
SWAP(P)	
_	
<u>T</u>	
TAN(P)	
TAND(P)	
TEST(P)	
TM<585	
TM<=	
TM<>	
TM=	

WARRANTY

Please confirm the following product warranty details before using this product.

1. Gratis Warranty Term and Gratis Warranty Range

If any faults or defects (hereinafter "Failure") found to be the responsibility of Mitsubishi occurs during use of the product within the gratis warranty term, the product shall be repaired at no cost via the sales representative or Mitsubishi Service Company.

However, if repairs are required onsite at domestic or overseas location, expenses to send an engineer will be solely at the customer's discretion. Mitsubishi shall not be held responsible for any re-commissioning, maintenance, or testing on-site that involves replacement of the failed module.

[Gratis Warranty Term]

The gratis warranty term of the product shall be for one year after the date of purchase or delivery to a designated place.

Note that after manufacture and shipment from Mitsubishi, the maximum distribution period shall be six (6) months, and the longest gratis warranty term after manufacturing shall be eighteen (18) months. The gratis warranty term of repair parts shall not exceed the gratis warranty term before repairs.

[Gratis Warranty Range]

- (1) The range shall be limited to normal use within the usage state, usage methods and usage environment, etc., which follow the conditions and precautions, etc., given in the instruction manual, user's manual and caution labels on the product.
- (2) Even within the gratis warranty term, repairs shall be charged for in the following cases.
 - 1. Failure occurring from inappropriate storage or handling, carelessness or negligence by the user. Failure caused by the user's hardware or software design.
 - 2. Failure caused by unapproved modifications, etc., to the product by the user.
 - 3. When the Mitsubishi product is assembled into a user's device, Failure that could have been avoided if functions or structures, judged as necessary in the legal safety measures the user's device is subject to or as necessary by industry standards, had been provided.
 - 4. Failure that could have been avoided if consumable parts (battery, backlight, fuse, etc.) designated in the instruction manual had been correctly serviced or replaced.
 - 5. Failure caused by external irresistible forces such as fires or abnormal voltages, and Failure caused by force majeure such as earthquakes, lightning, wind and water damage.
 - Failure caused by reasons unpredictable by scientific technology standards at time of shipment from Mitsubishi.
 - 7. Any other failure found not to be the responsibility of Mitsubishi or that admitted not to be so by the user.

2. Onerous repair term after discontinuation of production

- (1) Mitsubishi shall accept onerous product repairs for seven (7) years after production of the product is discontinued
 - Discontinuation of production shall be notified with Mitsubishi Technical Bulletins, etc.
- (2) Product supply (including repair parts) is not available after production is discontinued.

3. Overseas service

Overseas, repairs shall be accepted by Mitsubishi's local overseas FA Center. Note that the repair conditions at each FA Center may differ.

4. Exclusion of loss in opportunity and secondary loss from warranty liability

Regardless of the gratis warranty term, Mitsubishi shall not be liable for compensation of damages caused by any cause found not to be the responsibility of Mitsubishi, loss in opportunity, lost profits incurred to the user by Failures of Mitsubishi products, special damages and secondary damages whether foreseeable or not, compensation for accidents, and compensation for damages to products other than Mitsubishi products, replacement by the user, maintenance of on-site equipment, start-up test run and other tasks.

5. Changes in product specifications

The specifications given in the catalogs, manuals or technical documents are subject to change without prior notice.

Microsoft, Windows, Windows NT are registered trademarks of Microsoft Corporation in the United States and other countries.

Pentium and Celeron are trademarks of Intel Corporation in the United States and other countries.

Ethernet is a trademark of Xerox Co., Ltd. in the United States.

CompactFlash is a trademark of SanDisk Corporation.

VxWorks, Tornado, WindPower, WindSh and WindView are registered trademarks of Wind River Systems, Inc.

Other company names and product names used in this document are trademarks or registered trademarks of respective owners.

844 SH(NA)-080809ENG-J

MELSEC-Q/L Programming Manual

Common Instruction

MODEL	QCPU-P-KY-E	
MODEL CODE		
SH(NA)-080809ENG-J(1110)KWIX		



HEAD OFFICE : TOKYO BUILDING, 2-7-3 MARUNOUCHI, CHIYODA-KU, TOKYO 100-8310, JAPAN NAGOYA WORKS : 1-14 , YADA-MINAMI 5-CHOME , HIGASHI-KU, NAGOYA , JAPAN

When exported from Japan, this manual does not require application to the Ministry of Economy, Trade and Industry for service transaction permission.



HEADQUARTERS	
MITSUBISHI ELECTRIC EUROPE B.V.	EUROPE
German Branch Gothaer Straße 8	
D-40880 Ratingen	
Phone: +49 (0)2102 / 486-0	
Fax: +49 (0)2102 / 486-1120	TECH DED
MITSUBISHI ELECTRIC EUROPE B.Vorg.sl. C Czech Branch	ZECH KEP.
Avenir Business Park, Radlická 714/113a	
CZ-158 00 Praha 5	
Phone: +420 - 251 551 470 Fax: +420 - 251-551-471	
MITSUBISHI ELECTRIC EUROPE B.V.	FRANCE
French Branch	
25, Boulevard des Bouvets	
F-92741 Nanterre Cedex Phone: +33 (0)1 / 55 68 55 68	
Fax: +33 (0)1 / 55 68 57 57	
MITSUBISHI ELECTRIC EUROPE B.V.	IRELAND
Irish Branch	
Westgate Business Park, Ballymount IRL-Dublin 24	
Phone: +353 (0)1 4198800	
Fax: +353 (0)1 4198890	
MITSUBISHI ELECTRIC EUROPE B.V.	ITALY
Italian Branch Viale Colleoni 7	
I-20041 Agrate Brianza (MB)	
Phone: +39 039 / 60 53 1	
Fax: +39 039 / 60 53 312	
MITSUBISHI ELECTRIC EUROPE B.V. Poland Branch	POLAND
Krakowska 50	
PL-32-083 Balice	
Phone: +48 (0)12 / 630 47 00 Fax: +48 (0)12 / 630 47 01	
MITSUBISHI ELECTRIC EUROPE B.V.	RUSSIA
52, bld. 3 Kosmodamianskaya nab 8 floor	
RU-115054 Moscow	
Phone: +7 495 721-2070 Fax: +7 495 721-2071	
MITSUBISHI ELECTRIC EUROPE B.V.	SPAIN
Spanish Branch	
Carretera de Rubí 76-80	
E-08190 Sant Cugat del Vallés (Barce Phone: 902 131121 // +34 935653131	iona)
Fax: +34 935891579	
MITSUBISHI ELECTRIC EUROPE B.V.	Ul
UK Branch	
Travellers Lane UK-Hatfield, Herts. AL10 8XB	
Phone: +44 (0)1707 / 27 61 00	
Fax: +44 (0)1707 / 27 86 95	
MITSUBISHI ELECTRIC CORPORATION	JAPAN
Office Tower "Z" 14 F 8-12,1 chome, Harumi Chuo-Ku	
Tokyo 104-6212	
Phone: +81 3 622 160 60	
Fax: +81 3 622 160 75	
MITSUBISHI ELECTRIC AUTOMATION, Inc. 500 Corporate Woods Parkway	USA
Vernon Hills, IL 60061	
Phone: +1 847 478 21 00	
Fax: +1 847 478 22 53	

CEVIA	
GEVA Wigner Straße 91	AUSTRI
Wiener Straße 89 AT-2500 Bade n	
Phone: +43 (0)2	252 / 85 55 20
ax: +43 (0)225	/ 488 60
TECHNIKON	BELARU
0ktyabrskaya 19 3Y-220030 Mi r	
hone: +375 (0)	
Fax: +375 (0)17	
ESCO DRIVES & A	JTOMATION BELGIU
Culliganlaan 3	
BE-1831 Diege	
Phone: +32 (0)2 Fax: +32 (0)2 / 7	
Coning & Hartm	
Woluwelaan 31	
BE-1800 Vilvoo	
Phone: +32 (0)2 Fax: +32 (0)2 / 2	
INEA RBT d.o.o. Aleja Lipa 56	BOSNIA AND HERZEGOVIN
BA-71000 Sara	evo
Phone: +387 (0)	33 / 921 164
Fax: +387 (0)33	
AKHNATON 4. Androi Lianch	BULGARI
4, Andrei Ljapch BG-1756 Sofia	v Blvd., PO Box 21
Phone: +359 (0)	2 / 817 6000
Fax: +359 (0)2 /	97 44 06 1
INEA RBT d.o.o.	CROATI
Losinjska 4 a	
HR-10000 Zagı Phone: +385 (0)1	10 / 36 940 - 01/ -02/ -03
Fax: +385 (0)1 /	
AutoCont C.S. s.r	o. CZECH REPUBL
Technologická 3	
CZ-708 00 Ostr a Phone: +420 59	
Fax: +420 595 6	
Beijer Electronic	
Lykkegårdsvej 1	
DK-4000 Roski	
Phone: +45 (0)4 Fax: +45 (0)46 /	
Beijer Electronic	
Pärnu mnt.160i	LONIOU LOIUNI
EE-11317 Talliı	
Phone: +372 (0)	
Fax: +372 (0)6 /	
Beijer Electronic Peltoie 37	OY FINLAN
reitole 37 FIN-28400 Ulvi	a
Phone: +358 (0)	207 / 463 540
Fax: +358 (0)20	/ 463 541
UTECO	GREEC
5, Mavrogenous	
GR-18542 Pira Phone: +30 211	
Fax: +30 211 / 1	
MELTRADE Kft.	HUNGAR
Fertő utca 14.	
HU-1107 Buda	
Phone: +36 (0)1	
Fax: +36 (0)1 / 4	
Beijer Electronic	
Ritausmas iela 2 LV-1058 Riga	
Phone: +371 (0)	
Fax: +371 (0)78	/ 2281
	UAB LITHUANI
Beijer Electronic	
Savanoriu Pr. 18	
	s

Fax: +370 (0)5 / 232 2980

AT LVID V DL I + M	MALT
ALFATRADE Ltd. 99, Paola Hill	MALI
Malta- Paola PLA 1702	
Phone: +356 (0)21 / 697 816	
Fax: +356 (0)21 / 697 817	
INTEHSIS srl	MOLDOV
bld. Traian 23/1	
MD-2060 Kishinev Phone: +373 (0)22 / 66 4242	
Fax: +373 (0)22 / 66 4280	
HIFLEX AUTOM.TECHNIEK B.V.	NETHERLAND
Wolweverstraat 22	METHEMEAND
NL-2984 CD Ridderkerk	
Phone: +31 (0)180 – 46 60 04	
Fax: +31 (0)180 - 44 23 55	
Koning & Hartman b.v.	NETHERLAND
Haarlerbergweg 21-23	
NL-1101 CH Amsterdam Phone: +31 (0)20 / 587 76 00	
Fax: +31 (0)20 / 587 76 05	
Beijer Electronics AS	NORWA
Postboks 487	NUNWA
NO-3002 Drammen	
Phone: +47 (0)32 / 24 30 00	
Fax: +47 (0)32 / 84 85 77	
Fonseca S.A.	PORTUG/
R. João Francisco do Casal 87/89	
Phone: 1351 (0)234 (303 000	
Phone: +351 (0)234 / 303 900 Fax: +351 (0)234 / 303 910	
	ROMANI
Sirius Trading & Services srl Aleea Lacul Morii Nr. 3	NUMANI
RO-060841 Bucuresti, Sector 6	
Phone: +40 (0)21 / 430 40 06	
Fax: +40 (0)21 / 430 40 02	
INEA RBT d.o.o.	SERBI
Izletnicka 10	
SER-113000 Smederevo Phone: +381 (0)26 / 615 401	
Fax: +381 (0)26 / 615 401	
SIMAP s.r.o.	SLOVAK
Jána Derku 1671	JLOVAKI
SK-911 01 Trencín	
Phone: +421 (0)32 743 04 72	
Fax: +421 (0)32 743 75 20	
PROCONT, spol. s r.o. Prešov	SLOVAKI
Kúpelná 1/A	
SK-080 01 Prešov Phone: +421 (0)51 7580 611	
Fax: +421 (0)51 7580 650	
INEA RBT d.o.o.	SLOVEN
Stegne 11	SLOVEN
SI-1000 Ljubljana	
Phone: +386 (0)1 / 513 8116	
Fax: +386 (0)1 / 513 8170	
Beijer Electronics AB	SWEDE
Box 426	
SE-20124 Malmö Phono: +46 (0)40 / 35 86 00	
Phone: +46 (0)40 / 35 86 00 Fax: +46 (0)40 / 93 23 01	
	CWITZERLAN
Omni Ray AG Im Schörli 5	SWITZERLAN
CH-8600 Dübendorf	
Phone: +41 (0)44 / 802 28 80	
Fax: +41 (0)44 / 802 28 28	
GTS	TURKE
Bayraktar Bulvari Nutuk Sok. No:5	
TR-34775 Yukarı Dudullu-Ümra	ıniye-İSTANBU
Phone: +90 (0)216 526 39 90	
Fax: +90 (0)216 526 3995	HINDAIN

EURASIAN REPRESENTATIVES T00 Kazpromavtomatika UI. Zhambyla 28 KAZ-100017 Karaganda Phone: +77212 / 50 10 00 Fax: +77212 / 50 11 50 MIDDLE EAST REPRESENTATIVES ILAN & GAVISH Ltd. LAN & GAVISH Ltd. ISRAEL

24 Shenkar St., Kiryat Arie
II.-49001 Petah-Tiqva
Phone: +972 (0)3 / 922 18 24
Fax: +972 (0)3 / 924 0761

GIRIT CELADON LTD ISRAEL
12 H'aomanut Street
II.-42505 Netanya
Phone: +972 (0)9 / 863 39 80
Fax: +972 (0)9 / 885 24 30

CEG INTERNATIONAL
Cebaco Center/Block A Autostrade DORA
Lebanon - Beirut
Phone: +961 (0)1 / 240 430
Fax: +961 (0)1 / 240 438

AFRICAN REPRESENTATIVE

CBI Ltd. SOUTH AFRICA
Private Bag 2016
ZA-1600 Isando
Phone: + 27 (0)11 / 977 0770
Fax: + 27 (0)11 / 977 0761



CSC Automation Ltd.

Systemgroup 2 M. Krivonosa St.

4-B, M. Raskovoyi St. **UA-02660 Kiev** Phone: +380 (0)44 / 494 33 55

Fax: +380 (0)44 / 494-33-66

UA-03680 Kiev Phone: +380 (0)44 / 490 92 29 Fax: +380 (0)44 / 248 88 68 UKRAINE

UKRAINE