

# MITSUBISHI

Mitsubishi Programmable Controller

MELSEC **Q** series MELSEC *L* series

---

## MELSEC-Q/L Programming Manual

Common Instruction

**Q**SERIES  
**L**SERIES



# ● SAFETY PRECAUTIONS ●

(Always read these cautions before using the product)

Before using this product, please read this manual and the related manuals introduced in this manual, and pay full attention to safety to handle the product correctly.

Please store this manual in a safe place and make it accessible when required. Always forward a copy of the manual to the end user.

# ● CONDITIONS OF USE FOR THE PRODUCT ●

- (1) Mitsubishi programmable controller ("the PRODUCT") shall be used in conditions;
  - i) where any problem, fault or failure occurring in the PRODUCT, if any, shall not lead to any major or serious accident; and
  - ii) where the backup and fail-safe function are systematically or automatically provided outside of the PRODUCT for the case of any problem, fault or failure occurring in the PRODUCT.
  
- (2) The PRODUCT has been designed and manufactured for the purpose of being used in general industries.

MITSUBISHI SHALL HAVE NO RESPONSIBILITY OR LIABILITY (INCLUDING, BUT NOT LIMITED TO ANY AND ALL RESPONSIBILITY OR LIABILITY BASED ON CONTRACT, WARRANTY, TORT, PRODUCT LIABILITY) FOR ANY INJURY OR DEATH TO PERSONS OR LOSS OR DAMAGE TO PROPERTY CAUSED BY the PRODUCT THAT ARE OPERATED OR USED IN APPLICATION NOT INTENDED OR EXCLUDED BY INSTRUCTIONS, PRECAUTIONS, OR WARNING CONTAINED IN MITSUBISHI'S USER, INSTRUCTION AND/OR SAFETY MANUALS, TECHNICAL BULLETINS AND GUIDELINES FOR the PRODUCT.

("Prohibited Application")

Prohibited Applications include, but not limited to, the use of the PRODUCT in;

- Nuclear Power Plants and any other power plants operated by Power companies, and/or any other cases in which the public could be affected if any problem or fault occurs in the PRODUCT.
- Railway companies or Public service purposes, and/or any other cases in which establishment of a special quality assurance system is required by the Purchaser or End User.
- Aircraft or Aerospace, Medical applications, Train equipment, transport equipment such as Elevator and Escalator, Incineration and Fuel devices, Vehicles, Manned transportation, Equipment for Recreation and Amusement, and Safety devices, handling of Nuclear or Hazardous Materials or Chemicals, Mining and Drilling, and/or other applications where there is a significant risk of injury to the public or property.

## REVISIONS

\*The manual number is given on the bottom left of the back cover.

Print Date	*Manual Number	Revision
Dec., 2008	SH (NA)-080809ENG-A	First edition
Mar., 2009	SH (NA)-080809ENG-B	<p><b>Partial corrections</b></p> <p>Section 3.3, 3.8, 5.1.3, 6.1.7, 6.2.14, 7.3.3, 7.11.18, 7.11.19, 7.12.1.5, 12.7, 7.12.11, 7.12.25, 7.12.26, 7.13.4, 7.13.5, 7.15.7, 7.15.8</p>
Jul., 2009	SH (NA)-080809ENG-C	<p>Revision because of function support by the Universal model QCPU having a serial number "11043" or later</p> <p><b>Partial corrections</b></p> <p>Section 2.1, 2.5.6, 2.5.18, 2.5.20, 7.6.9, 7.12.7, 7.12.11, 12.1.3, 12.1.4, APPENDIX 1.2, 1.3, 1.4.2, 3, 5.1</p> <p><b>Additions</b></p> <p>Section 2.5.16, 7.16, 7.18.10</p> <p><b>Modification</b></p> <p>Section 2.5.21 → 2.5.22, Section 2.5.22 → 2.5.21, Section 9.13 → 7.6.10, Section 9.14 → 7.6.1, Section 9.15 → 7.16, Section 9.15.1 → 7.16.1, Section 9.15.2 → 7.16.2, Section 9.15.3 → 7.16.3, Section 9.1 → 7.18.9, Section 9.2 → 7.18.11, Section 9.3 → 7.18.12, Section 9.4 → 7.18.13, Section 9.5 → 7.18.14, Section 9.6 → 7.18.15, Section 9.7 → 7.18.16, Section 9.8 → 7.18.17, Section 9.9 → 7.18.18, Section 9.10 → 7.18.19, Section 9.11 → 9.1, Section 9.11.1 → 9.1.1, Section 9.11.2 → 9.1.2, Section 9.12 → 9.2, Section 9.12.1 → 9.2.1, Chapter 10 → 11, Chapter 11 → 10</p>
Jan., 2010	SH (NA)-080809ENG-D	<p><b>Model Additions</b></p> <p>L02CPU, L26CPU-BT</p> <p><b>Partial corrections</b></p> <p>SAFETY PRECAUTIONS, INTRODUCTION, MANUALS, Chapter 1, Section 2.3.2, 2.4.1, 2.4.2, 2.4.3, 2.4.4, 2.5.1, 2.5.6, 2.5.18, 3.2.4, 3.3, 3.4, 3.5.1, 3.5.2, 3.6, 3.8, 3.10, Chapter 4, 5, 6, 7, 8, 9, 10, 11, 12, APPENDIX 1.1, 2.1, 3, 4, INDEX, Warranty</p> <p><b>Additions</b></p> <p>CONDITIONS OF USE FOR THE PRODUCT, Section 2.6.1, 2.6.2, 2.7.1, 2.7.2, 2.8.1, 2.9.1, 7.18.20, 7.18.21, APPENDIX 1.5</p> <p><b>Modification</b></p> <p>Section 2.5.19 → 2.6, Section 2.5.20 → 2.7, Section 2.5.21 → 2.8, Section 2.5.22 → 2.9</p>
Apr., 2010	SH (NA)-080809ENG-E	<p>Revision because of function support by the Universal model QCPU having a serial number "12012" or later</p> <p><b>Model Additions</b></p> <p>Q50UDEHCPU, Q100UDEHCPU</p> <p><b>Partial corrections</b></p> <p>INTRODUCTION, MANUALS, Section 1.1, 1.2, 3.5.2, 7.6.10, 7.11.7, 7.14.3, 7.18.2, 7.18.3, 7.18.9, 9.1.1, 8.2.1, 9.1, 12.1.3, 12.1.4, APPENDIX 1.4.1, 1.4.2, 1.5.1, 1.5.2, 2, 3</p>

\*The manual number is given on the bottom left of the back cover.

Print Date	*Manual Number	Revision
Aug., 2010	SH (NA)-080809ENG-F	Revision because of function support by the Universal model QCPU having a serial number "12052" or later <div style="border: 1px solid black; padding: 2px;">Partial corrections</div> Section 6.2.11, 6.2.12, 6.3.15, 7.3.3, 7.3.5, 7.11.7, APPENDIX 1.2, 1.3, 1.4.1, 1.4.2, 1.5.1, 1.5.2
Jan., 2011	SH (NA)-080809ENG-G	<div style="border: 1px solid black; padding: 2px;">Partial corrections</div> Section 2.1, 2.5.18, 3.6, 7.6.9, 7.6.10, 7.8.2, 7.10.2, 7.18.5, 8.1.1, 12.1.3, 12.1.4, 12.1.6, 12.1.11, Appendix 1.4.1, Appendix 1.4.2, Appendix 1.5.1, Appendix 1.5.2, Appendix 3, Appendix 4
Apr., 2011	SH (NA)-080809ENG-H	Full revision and revision because of function support by the LCPU having a serial number "13012" or later
Jul., 2011	SH (NA)-080809ENG-I	<div style="border: 1px solid black; padding: 2px;">Model Additions</div> L02CPU-P, L26CPU-PBT <div style="border: 1px solid black; padding: 2px;">Partial corrections</div> INTRODUCTION, Section 1.2, 5.2.1, 5.2.4, 5.2.5, 7.18.9, 9.1, Appendix 1.5.1, Appendix 1.5.2, Appendix 2.1.1
Oct., 2011	SH(NA)-080809ENG-J	<div style="border: 1px solid black; padding: 2px;">Partial corrections</div> INTRODUCTION, MANUALS, Section 1.2, 2.1, 2.4.3, 2.6.2, 3.3, 3.6, 6.4.4, 6.6.1, 6.8.1, 6.8.2, 6.8.7, 7.6.10, 7.6.13, 7.8.1, 7.8.2, 7.9.1, 7.9.2, 7.10.1, 7.14.1, 7.14.2, 7.18.4 to 7.18.14, 7.18.16, 7.18.18 to 7.18.20, 8.1.1, 8.2.1, 8.2.2, 9.1, 9.1.1, 9.2.1, 10.1 to 10.3, 11.1, Appendix 1.4.2

Japanese Manual Version SH-080804-M

This manual confers no industrial property rights or any rights of any other kind, nor does it confer any patent licenses. Mitsubishi Electric Corporation cannot be held responsible for any problems involving industrial property rights which may occur as a result of using the contents noted in this manual.

# INTRODUCTION

---

This document is the MELSEC-Q/L Programming Manual (Common Instructions). It describes the common instructions required for programming of the QCPU and LCPU.

- "Common instructions" are all instructions except for dedicated instructions for such intelligent function modules as QJ71C24N and QJ71E71-100; PID control instructions; SFC instructions; ST instructions; instructions for socket communication features; trigger logging instructions; and dedicated instructions for LCPU positioning/counter functionality.

Please read this manual and other relevant manuals carefully before using this product. Please familiarize yourself with the functions and performance of the Q series and L series sequencers in order to handle this product correctly.

When applying the program examples introduced in this manual to the actual system, ensure the applicability and confirm that it will not cause system control problems.

## ■ Relevant CPU module

CPU module	Model
Basic model QCPU	Q00JCPU, Q00CPU, Q01CPU
High Performance model QCPU	Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU
Process CPU	Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU
Redundant CPU	Q12PRHCPU, Q25PRHCPU
Universal model QCPU	Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU, Q100UDEHCPU
LCPU	L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT

# CONTENTS

SAFETY PRECAUTIONS .....	1
CONDITIONS OF USE FOR THE PRODUCT .....	2
REVISIONS .....	3
INTRODUCTION .....	5
CONTENTS .....	6
MANUALS .....	18

---

## CHAPTER 1 GENERAL DESCRIPTION 20

---

1.1 Related Programming Manuals .....	20
1.2 Abbreviations and Generic Names .....	23

---

## CHAPTER 2 INSTRUCTION TABLES 25

---

2.1 Types of Instructions .....	25
2.2 How to Read Instruction Tables .....	27
2.3 Sequence Instructions .....	29
2.3.1 Contact instructions .....	29
2.3.2 Association instructions .....	30
2.3.3 Output instructions .....	31
2.3.4 Shift instructions .....	31
2.3.5 Master control instructions .....	32
2.3.6 Termination instructions .....	32
2.3.7 Other instructions .....	32
2.4 Basic instructions .....	33
2.4.1 Comparison operation instructions .....	33
2.4.2 Arithmetic operation instructions .....	39
2.4.3 Data conversion instructions .....	44
2.4.4 Data transfer instructions .....	47
2.4.5 Program branch instructions .....	49
2.4.6 Program execution control instructions .....	49
2.4.7 I/O refresh instructions .....	49
2.4.8 Other convenient instructions .....	50
2.5 Application Instructions .....	51
2.5.1 Logical operation instructions .....	51
2.5.2 Rotation instructions .....	53
2.5.3 Shift instructions .....	54
2.5.4 Bit processing instructions .....	56
2.5.5 Data processing instructions .....	56
2.5.6 Structure creation instructions .....	59
2.5.7 Data table operation instructions .....	61
2.5.8 Buffer memory access instructions .....	62
2.5.9 Display instructions .....	62
2.5.10 Debugging and failure diagnosis instructions .....	63
2.5.11 Character string processing instructions .....	63
2.5.12 Special function instructions .....	67
2.5.13 Data control instructions .....	70
2.5.14 Switching instructions .....	72
2.5.15 Clock instructions .....	72



2.5.16	Expansion clock instructions	75
2.5.17	Program control instructions	76
2.5.18	Other instructions	76
2.6	Instructions for Data Link	79
2.6.1	Instructions for Network refresh	79
2.6.2	Instructions for Reading/Writing Routing Information	79
2.7	Multiple CPU dedicated instruction	80
2.7.1	Instructions for Writing to the CPU Shared Memory of Host CPU	80
2.7.2	Instructions for Reading from the CPU Shared Memory of Another CPU	80
2.8	Multiple CPU high-speed transmission dedicated instruction	81
2.8.1	Instructions for Multiple CPU high-speed transmission	81
2.9	Redundant system instructions (For Redundant CPU)	81
2.9.1	Instructions for Redundant system (For Redundant CPU)	81

---

<b>CHAPTER 3 CONFIGURATION OF INSTRUCTIONS</b>	<b>82</b>
--	-----------

---

3.1	Configuration of Instructions	82
3.2	Designating Data	83
3.2.1	Using bit data	83
3.2.2	Using word (16 bits) data	84
3.2.3	Using double word data (32 bits)	85
3.2.4	Using real number data	88
3.2.5	Using character string data	90
3.3	Indexing	91
3.4	Indirect Specification	100
3.5	Reducing Instruction Processing Time	102
3.5.1	Subset Processing	102
3.5.2	Operation processing with standard device registers (Z) (Universal model QCPU and LCPU only)	103
3.6	Cautions on Programming (Operation Errors)	104
3.7	Conditions for Execution of Instructions	109
3.8	Counting Step Number	110
3.9	Operation when the OUT, SET/RST, or PLS/PLF Instructions Use the Same Device	115
3.10	Precautions for Use of File Registers	119

---

<b>CHAPTER 4 HOW TO READ INSTRUCTIONS</b>	<b>122</b>
---	------------

---



---

<b>CHAPTER 5 SEQUENCE INSTRUCTIONS</b>	<b>124</b>
--	------------

---

5.1	Contact Instructions	124	
5.1.1	LD, LDI	Operation start	124
	AND, ANI	Series connection	124
	OR, ORI	Parallel connection	124
5.1.2	LDP, LDF	Pulse operation start	126
	ANDP, ANDF	Pulse series connection	126
	ORP, ORF	Pulse parallel connection	126

5.1.3	LDPI, LDFI	Pulse NOT operation start	128
	ANDPI, ANDFI	Pulse NOT series connection	128
	ORPI, ORFI	Pulse NOT parallel connection	128
5.2	Association Instructions		131
5.2.1	ANB	Ladder block series connection	131
	ORB	Ladder block parallel connection	131
5.2.2	MPS	Operation results push	132
	MRD	Operation results read	132
	MPP	Operation results pop	132
5.2.3	INV	Operation results inversion	135
5.2.4	MEP, MEF	Operation results conversion	136
5.2.5	EGP, EGF	Pulse conversion of edge relay operation results	137
5.3	Output Instructions		139
5.3.1	OUT	Out (excluding timers, counters, and annunciators)	139
5.3.2	OUT T	Low-speed timer	141
	OUTH T	High-speed timer	141
	OUT ST	Low-speed retentive timer	141
	OUTH ST	High-speed retentive timer	141
5.3.3	OUT C	Counter	144
5.3.4	OUT F	Annunciator output	146
5.3.5	SET	Setting devices (excluding annunciators)	147
5.3.6	RST	Resetting devices (excluding annunciators)	148
5.3.7	SET F	Setting annunciators	150
	RST F	Resetting annunciators	150
5.3.8	PLS	Leading edge output	152
	PLF	Trailing edge output	152
5.3.9	FF	Bit device output inversion	154
5.3.10	DELTA, DELTAP	Pulse conversion of direct output	155
5.4	Shift Instructions		157
5.4.1	SFT, SFTP	Bit device shift	157
5.5	Master Control Instructions		159
5.5.1	MC	Setting the master control	159
	MCR	Resetting the master control	159
5.6	Termination Instructions		163
5.6.1	FEND	Main routine program end	163
5.6.2	END	Sequence program end	165
5.7	Other instructions		167
5.7.1	STOP	Sequence program stop	167
5.7.2	NOP, NOPLF, PAGE n	No operations	168

---

## CHAPTER 6 BASIC INSTRUCTIONS

---

172

6.1	Comparison Operation Instructions		172
6.1.1	=, <>, >, <=, <, >=	BIN 16-bit data comparisons	172
6.1.2	D=, D<>, D>, D<=, D<, D>=	BIN 32-bit data comparisons	173

6.1.3	E=, E<>, E>, E<=, E<, E>=	Floating-point data comparisons (Single precision) . . . . .	175
6.1.4	ED=, ED<>, ED>, ED<=, ED<, ED>=	Floating-point data comparisons (Double precision) . . . . .	177
6.1.5	\$=, \$<>, \$>, \$<=, \$<, \$>=	Character string data comparisons . . . . .	179
6.1.6	BKCOMP□, BKCOMP□P	BIN 16-bit block data comparisons . . . . .	182
6.1.7	DBKCOMP□, DBKCOMP□P	BIN 32-bit block data comparisons . . . . .	184
6.2	Arithmetic Operation Instructions . . . . .		188
6.2.1	+, +P, -, -P	BIN 16-bit addition and subtraction operations . . . . .	188
6.2.2	D+, D+P, D-, D-P	BIN 32-bit addition and subtraction operations . . . . .	191
6.2.3	*, *P, /, /P	BIN 16-bit multiplication and division operations . . . . .	194
6.2.4	D*, D*P, D/, D/P	BIN 32-bit multiplication and division operations . . . . .	196
6.2.5	B+, B+P, B-, B-P	BCD 4-digit addition and subtraction operations . . . . .	198
6.2.6	DB+, DB+P, DB-, DB-P	BCD 8-digit addition and subtraction operations . . . . .	201
6.2.7	B*, B*P, B/, B/P	BCD 4-digit multiplication and division operations . . . . .	204
6.2.8	DB*, DB*P, DB/, DB/P	BCD 8-digit multiplication and division operations . . . . .	206
6.2.9	E+, E+P, E-, E-P	Addition and subtraction of floating-point data (Single precision) . . . . .	208
6.2.10	ED+, ED+P, ED-, ED-P	Addition and subtraction of floating-point data (Double precision) . . . . .	212
6.2.11	E*, E*P, E/, E/P	Multiplication and division of floating-point data (Single precision) . . . . .	216
6.2.12	ED*, ED*P, ED/, ED/P	Multiplication and division of floating-point data (Double precision) . . . . .	218
6.2.13	BK+, BK+P, BK-, BK-P	BIN 16-bit data block addition and subtraction operations . . . . .	220
6.2.14	DBK+, DBK+P, DBK-, DBK-P	BIN 32-bit data block addition and subtraction operations . . . . .	222
6.2.15	\$+, \$+P	Linking character strings . . . . .	225
6.2.16	INC, INCP DEC, DECP	16-bit BIN data increment . . . . . 16-bit BIN data decrement . . . . .	228
6.2.17	DINC, DINCP DDEC, DDECP	32-bit BIN data increment . . . . . 32-bit BIN data decrement . . . . .	229
6.3	Data conversion instructions . . . . .		231
6.3.1	BCD, BCDP DBCD, DBCDP	Conversion from BIN data to BCD 4-digit data . . . . . Conversion from BIN data to BCD 8-digit data . . . . .	231
6.3.2	BIN, BINP DBIN, DBINP	Conversion from BCD 4-digit data to BIN data . . . . . Conversion from BCD 8-digit data to BIN data . . . . .	233
6.3.3	FLT, FLTP DFLT, DFLTTP	Conversion from BIN 16-bit data to floating-point data (Single precision) . . . . . Conversion from BIN 32-bit data to floating-point data (Single precision) . . . . .	235
6.3.4	FLTD, FLTDP DFLTD, DFLTDP	Conversion from BIN 16-bit data to floating-point data (Double precision) . . . . . Conversion from BIN 32-bit data to floating-point data (Double precision) . . . . .	237

6.3.5	INT, INTP	Conversion from floating-point data to BIN 16-bit data (Single precision) . . . . .	238
	DINT, DINTP	Conversion from floating-point data to BIN 32-bit data (Single precision) . . . . .	238
6.3.6	INTD, INTDP	Conversion from floating-point data to BIN 16-bit data (Double precision) . . . . .	240
	DINTD, DINTDP	Conversion from floating-point data to BIN 32-bit data (Double precision) . . . . .	240
6.3.7	DBL, DBLP	Conversion from BIN 16-bit to BIN 32-bit data . . . . .	242
6.3.8	WORD, WORDP	Conversion from BIN 32-bit to BIN 16-bit data . . . . .	243
6.3.9	GRY, GRYP	Conversion from BIN 16-bit data to Gray code . . . . .	244
	DGRY, DGRYP	Conversion from BIN 32-bit data to Gray code . . . . .	244
6.3.10	GBIN, GBINP	Conversion from Gray code to BIN 16-bit data . . . . .	245
	DGBIN, DGBINP	Conversion from Gray code to BIN 32-bit data . . . . .	245
6.3.11	NEG, NEGP	Complement of 2 of BIN 16-bit data (sign inversion) . . . . .	246
	DNEG, DNEGP	Complement of 2 of BIN 32-bit data (sign inversion) . . . . .	246
6.3.12	ENEG, ENEGP	Floating-point sign inversion (Single precision) . . . . .	248
6.3.13	EDNEG, EDNEGP	Floating-point sign inversion (Double precision) . . . . .	249
6.3.14	BKBCD, BKBCDP	Conversion from block BIN 16-bit data to BCD 4-digit data . . .	250
6.3.15	BKBIN, BKBINP	Conversion from block BCD 4-digit data to block BIN 16-bit data . . . . .	251
6.3.16	ECON, ECONP	Conversion from Single precision to Double precision . . . . .	253
6.3.17	EDCON, EDCONP	Conversion from Double precision to Single precision . . . . .	254
6.4	Data Transfer Instructions . . . . .		256
6.4.1	MOV, MOV P	16-bit data transfer . . . . .	256
	DMOV, DMOV P	32-bit data transfer . . . . .	256
6.4.2	EMOV, EMOV P	Floating-point data transfer (Single precision) . . . . .	257
6.4.3	EDMOV, EDMOV P	Floating-point data transfer (Double precision) . . . . .	258
6.4.4	\$MOV, \$MOV P	Character string transfer . . . . .	259
6.4.5	CML, CML P	16-bit data negation transfer . . . . .	261
	DCML, DCML P	32-bit data negation transfer . . . . .	261
6.4.6	BMOV, BMOV P	Block 16-bit data transfer . . . . .	263
6.4.7	FMOV, FMOV P	Identical 16-bit data block transfer . . . . .	266
6.4.8	DFMOV, DFMOV P	Identical 32-bit data block transfer . . . . .	268
6.4.9	XCH, XCH P	16-bit data exchanges . . . . .	270
	DXCH, DXCH P	32-bit data exchanges . . . . .	270
6.4.10	BXCH, BXCH P	Block 16-bit data exchanges . . . . .	271
6.4.11	SWAP, SWAP P	Upper and lower byte exchanges . . . . .	273
6.5	Program Branch Instructions . . . . .		274
6.5.1	CJ, SCJ, JMP	Pointer branch . . . . .	274
6.5.2	GOEND	Jump to END . . . . .	277
6.6	Program Execution Control Instructions . . . . .		278
6.6.1	DI	Interrupt disable . . . . .	278
	EI	Interrupt enable . . . . .	278
	IMASK	Interrupt program mask . . . . .	278
6.6.2	IRET	Recovery from interrupt programs . . . . .	284

6.7	I/O Refresh Instructions	285
6.7.1	RFS, RFSP I/O refresh	285
6.8	Other Convenient Instructions	287
6.8.1	UDCNT1 Counter 1-phase input up or down	287
6.8.2	UDCNT2 Counter 2-phase input up or down	289
6.8.3	TTMR Teaching timer	291
6.8.4	STMR Special function timer	292
6.8.5	ROTC Rotary table shortest direction control	294
6.8.6	RAMP Ramp signal	296
6.8.7	SPD Pulse density measurement	298
6.8.8	PLSY Fixed cycle pulse output	300
6.8.9	PWM Pulse width modulation	301
6.8.10	MTR Matrix input	302

---

## CHAPTER 7 APPLICATION INSTRUCTIONS

305

---

7.1	Logical operation instructions	305
7.1.1	WAND, WANDP Logical products with 16-bit data	306
	DAND, DANDP Logical products with 32-bit data	306
7.1.2	BKAND, BKANDP Block logical products	310
7.1.3	WOR, WORP Logical sums of 16-bit data	312
	DOR, DORP Logical sums of 32-bit data	312
7.1.4	BKOR, BKORP Block logical sum operations	316
7.1.5	WXOR, WXORP 16-bit exclusive OR operations	318
	DXOR, DXORP 32-bit exclusive OR operations	318
7.1.6	BKXOR, BKXORP Block exclusive OR operations	322
7.1.7	WXNR, WXNRP 16-bit data exclusive NOR operations	324
	DXNR, DXNRP 32-bit data exclusive NOR operations	324
7.1.8	BKXNR, BKXNRP Block exclusive NOR operations	328
7.2	Rotation instruction	330
7.2.1	ROR, RORP, RCR, RCRP Right rotation of 16-bit data	330
7.2.2	ROL, ROLP, RCL, RCLP Left rotation of 16-bit data	333
7.2.3	DROR, DRORP, DRCR, DRCRP Right rotation of 32-bit data	335
7.2.4	DROL, DROLP, DRCL, DRCLP Left rotation of 32-bit data	337
7.3	Shift instruction	339
7.3.1	SFR, SFRP n-bit shift to right of 16-bit data	339
	SFL, SFLP n-bit shift to left of 16-bit data	339
7.3.2	BSFR, BSFRP 1-bit shift to right of n-bit data	341
	BSFL, BSFLP 1-bit shift to left of n-bit data	341
7.3.3	SFTBR, SFTBRP n-bit shift to right of n-bit data	343
	SFTBL, SFTBLP n-bit shift to left of n-bit data	343
7.3.4	DSFR, DSFRP 1-word shift to right of n-word data	345
	DSFL, DSFLP 1-word shift to left of n-word data	345
7.3.5	SFTWR, SFTWRP n-word shift to right of n-word data	346
	SFTWL, SFTWLP n-word shift to left of n-word data	346

7.4	Bit processing instructions		349
7.4.1	BSET, BSETP	Bit set for word devices	349
	BRST, BRSTP	Bit reset for word devices	349
7.4.2	TEST, TESTP, DTEST, DTESTP	Bit tests	350
7.4.3	BKRST, BKRSTP	Batch reset of bit devices	352
7.5	Data processing instructions		354
7.5.1	SER, SERP	16-bit data search	354
	DSER, DSERP	32-bit data search	354
7.5.2	SUM, SUMP	16-bit data check	356
	DSUM, DSUMP	32-bit data check	356
7.5.3	DECO, DECOP	Decoding from 8 to 256 bits	358
7.5.4	ENCO, ENCO P	Encoding from 256 to 8 bits	359
7.5.5	SEG, SEGP	7-segment decode	360
7.5.6	DIS, DISP	4-bit dissociation of 16-bit data	362
7.5.7	UNI, UNIP	4-bit linking of 16-bit data	363
7.5.8	NDIS, NDISP	Dissociation of random data	365
	NUNI, NUNIP	Linking of random data	365
7.5.9	WTOB, WTOBP	Data dissociation in byte units	368
	BTOW, BTOWP	Data linking in byte units	368
7.5.10	MAX, MAXP	Maximum value search for 16-bit data	371
	DMAX, DMAXP	Maximum value search for 32-bit data	371
7.5.11	MIN, MINP	Minimum value search for 16-bit data	373
	DMIN, DMINP	Minimum value search for 32-bit data	373
7.5.12	SORT	BIN 16 bit-data sort operations	375
	DSORT	BIN 32 bit-data sort operations	375
7.5.13	WSUM, WSUMP	Calculation of totals for 16-bit data	378
7.5.14	DWSUM, DWSUMP	Calculation of totals for 32-bit data	379
7.5.15	MEAN, MEANP	Calculation of averages for 16-bit data	381
	DMEAN, DMEANP	Calculation of averages for 32-bit data	381
7.6	Structure creation instructions		383
7.6.1	FOR, NEXT	FOR to NEXT instruction loop	383
7.6.2	BREAK, BREAKP	Forced end of FOR to NEXT instruction loop	385
7.6.3	CALL, CALLP	Subroutine program calls	386
7.6.4	RET	Return from subroutine programs	390
7.6.5	FCALL, FCALLP	Subroutine program output OFF calls	391
7.6.6	ECALL, ECALLP	Subroutine calls between program files	395
7.6.7	EFCALL, EFCALLP	Subroutine output OFF calls between program files	399
7.6.8	XCALL	Subroutine program calls	404
7.6.9	COM	Refresh	407
7.6.10	COM	Select refresh	409
7.6.11	CCOM, CCOMP	Select refresh	412
7.6.12	IX, IXEND	Index modification of entire ladder	413
7.6.13	IXDEV, IXSET	Designation of modification values in index modification of entire ladders	416
7.7	Data Table Operation Instructions		418
7.7.1	FIFW, FIFWP	Writing data to the data table	418

7.7.2	FIFR, FIFRP	Reading oldest data from tables	419
7.7.3	FPOP, FPOPP	Reading newest data from data tables	421
7.7.4	FDEL, FDELP	Deletion of data from data tables	423
	FINS, FINSP	Insertion of data in data tables	423
7.8	Buffer memory access instruction		426
7.8.1	FROM, FROMP	Reading 1-word data from the intelligent function module	426
	DFRO, DFROP	Reading 2-word data from the intelligent function module	426
7.8.2	TO, TOP	Writing 1-word data to the intelligent function module	428
	DTO, DTOP	Writing 2-word data to the intelligent function module	428
7.9	Display instructions		432
7.9.1	PR	Print ASCII code	432
7.9.2	PRC	Print comment	434
7.9.3	LEDR	Error display and annunciator reset	437
7.10	Debugging and failure diagnosis instructions		440
7.10.1	CHKST, CHK	Special format failure check	440
7.10.2	CHKCIR, CHKEND	Changing check format of CHK	444
7.11	Character string processing instructions		447
7.11.1	BINDA, BINDAP	Conversion from BIN 16-bit data to decimal ASCII	447
	DBINDA, DBINDAP	Conversion from BIN 32-bit data to decimal ASCII	447
7.11.2	BINHA, BINHAP	Conversion from BIN 16-bit data to hexadecimal ASCII	449
	DBINHA, DBINHAP	Conversion from BIN 32-bit data to hexadecimal ASCII	449
7.11.3	BCDDA, BCDDAP	Conversion from BCD 4-digit data to decimal ASCII data	452
	DBCDDA, DBCDDAP	Conversion from BCD 8-digit data to decimal ASCII data	452
7.11.4	DABIN, DABINP	Conversion from decimal ASCII to BIN 16-bit data	455
	DDABIN, DDABINP	Conversion from decimal ASCII to BIN 32-bit data	455
7.11.5	HABIN, HABINP	Conversion from hexadecimal ASCII to BIN 16-bit data	457
	DHABIN, DHABINP	Conversion from hexadecimal ASCII to BIN 32-bit data	457
7.11.6	DABCD, DABCDP	Conversion from decimal ASCII to BCD 4-digit data	459
	DDABCD, DDABCDP	Conversion from decimal ASCII to BCD 8-digit data	459
7.11.7	COMRD, COMRDP	Reading device comment data	461
7.11.8	LEN, LENP	Character string length detection	463
7.11.9	STR, STRP	Conversion from BIN 16-bit data to character string	465
	DSTR, DSTRP	Conversion from BIN 32-bit data to character string	465
7.11.10	VAL, VALP	Conversion from character string to BIN 16-bit data	469
	DVAL, DVALP	Conversion from character string to BIN 32-bit data	469
7.11.11	ESTR, ESTRP	Conversion from floating-point data to character string data	472
7.11.12	EVAL, EVALP	Conversion from character string to floating-point data	477
7.11.13	ASC, ASCP	Conversion from hexadecimal BIN to ASCII	481
7.11.14	HEX, HEXP	Conversion from ASCII to hexadecimal BIN	483
7.11.15	RIGHT, RIGHTP	Extracting character string data from the right	485
	LEFT, LEFTP	Extracting character string data from the left	485
7.11.16	MIDR, MIDRP	Random selection from character strings	487
	MIDW, MIDWP	Random replacement in character strings	487
7.11.17	INSTR, INSTRP	Character string search	491
7.11.18	STRINS, STRINSP	Insertion of character string	492
7.11.19	STRDEL, STRDELP	Deletion of character string	494
7.11.20	EMOD, EMODP	Floating-point data to BCD	496

7.11.21	EREXP, EREXPP	From BCD format data to floating-point data	498
7.12	Special function instructions		500
7.12.1	SIN, SINP	SIN operation on floating-point data (Single precision)	500
7.12.2	SIND, SINDP	SIN operation on floating-point data (Double precision)	501
7.12.3	COS, COSP	COS operation on floating-point data (Single precision)	503
7.12.4	COSD, COSDP	COS operation on floating-point data (Double precision)	504
7.12.5	TAN, TANP	TAN operation on floating-point data (Single precision)	506
7.12.6	TAND, TANDP	TAN operation on floating-point data (Double precision)	508
7.12.7	ASIN, ASINP	Arc sine operation on floating-point data (Single precision)	509
7.12.8	ASIND, ASINDP	Arc sine operation on floating-point data (Double precision)	511
7.12.9	ACOS, ACOSP	Arc cosine operation on floating-point data (Single precision)	513
7.12.10	ACOSD, ACOSDP	Arc cosine operation on floating-point data (Double precision)	514
7.12.11	ATAN, ATANP	Arc tangent operation on floating-point data (Single precision)	516
7.12.12	ATAND, ATANDP	Arc tangent operation on floating-point data (Double precision)	518
7.12.13	RAD, RADP	Conversion from floating-point angle to radian (Single precision)	519
7.12.14	RADD, RADDP	Conversion from floating-point angle to radian (Double precision)	521
7.12.15	DEG, DEGP	Conversion from floating-point radian to angle (Single precision)	522
7.12.16	DEGD, DEGDP	Conversion from floating-point radian to angle (Double precision)	523
7.12.17	POW, POWP	Exponentiation operation on floating-point data (Single precision)	525
7.12.18	POWD, POWDP	Exponentiation operation on floating-point data (Double precision)	526
7.12.19	SQR, SQRP	Square root operation for floating-point data (Single precision)	527
7.12.20	SQRD, SQRDP	Square root operation for floating-point data (Double precision)	529
7.12.21	EXP, EXPP	Exponent operation on floating-point data (Single precision)	530
7.12.22	EXPD, EXPDP	Exponent operation on floating-point data (Double precision)	532
7.12.23	LOG, LOGP	Natural logarithm operation on floating-point data (Single precision)	534
7.12.24	LOGD, LOGDP	Natural logarithm operation on floating-point data (Double precision)	535
7.12.25	LOG10, LOG10P	Common logarithm operation on floating-point data (Single precision)	537
7.12.26	LOG10D, LOG10DP	Common logarithm operation on floating-point data (Double precision)	538
7.12.27	RND, RNDP	Random number generation	539
	SRND, SRNDP	Series updates	539



7.12.28	BSQR, BSQRP	BCD 4-digit square roots	540
	BDSQR, BDSQRP	BCD 8-digit square roots	540
7.12.29	BSIN, BSINP	BCD type SIN operation	542
7.12.30	BCOS, BCOSP	BCD type COS operations	544
7.12.31	BTAN, BTANP	BCD type TAN operation	546
7.12.32	BASIN, BASINP	BCD type arc sine operations	547
7.12.33	BACOS, BACOSP	BCD type arc cosine operation	549
7.12.34	BATAN, BATANP	BCD type arc tangent operations	551
7.13	Data Control Instructions		553
7.13.1	LIMIT, LIMITP	Upper and lower limit controls for BIN 16-bit data	553
	DLIMIT, DLIMITP	Upper and lower limit controls for BIN 32-bit data	553
7.13.2	BAND, BANDP	BIN 16-bit dead band controls	555
	DBAND, DBANDP	BIN 32-bit dead band controls	555
7.13.3	ZONE, ZONEP	Zone control for BIN 16-bit data	558
	DZONE, DZONEP	Zone control for BIN 32-bit data	558
7.13.4	SCL, SCLP, DSCL, DSCLP	Scaling (Coordinate data by point)	560
7.13.5	SCL2, SCL2P, DSCL2, DSCL2P	Scaling (Coordinate data by X and Y)	563
7.14	File register switching instructions		566
7.14.1	RSET, RSETP	Switching file register block numbers	566
7.14.2	QDRSET, QDRSETP	File setting for file register	567
7.14.3	QCDSSET, QCDSSETP	File setting for comments	569
7.15	Clock instructions		572
7.15.1	DATERD, DATERDP	Reading clock data	572
7.15.2	DATEWR, DATEWRP	Writing clock data	573
7.15.3	DATE+, DATE+P	Clock data addition operation	575
7.15.4	DATE-, DATE-P	Clock data subtraction operation	577
7.15.5	SECOND, SECONDP	Time data conversion (from Hour/Minute/Second to Second)	579
7.15.6	HOUR, HOURP	Time data conversion (from Second to Hour/Minute/Second)	580
7.15.7	DT=, DT<>, DT>, DT<=, DT<, DT>=	Date comparison	581
7.15.8	TM=, TM<>, TM>, TM<=, TM<, TM>=	Time comparison	585
7.16	Expansion Clock Instructions		589
7.16.1	S.DATERD, SP.DATERD	Reading expansion clock data	589
7.16.2	S.DATE+, SP.DATE+	Expansion clock data addition operation	591
7.16.3	S.DATE-, SP.DATE-	Expansion clock data subtraction operation	594
7.17	Program control instructions		597
7.17.1	PSTOP, PSTOPP	Program standby	598
7.17.2	POFF, POFFP	Program output OFF standby	599
7.17.3	PSCAN, PSCANP	Program scan execution registration	600
7.17.4	PLOW, PLOWP	Program low speed execution registration	601
7.17.5	PCHK	Program execution status check	603

7.18	Other instructions	605
7.18.1	WDT, WDTP	Watchdog timer reset . . . . . 605
7.18.2	DUTY	Timing pulse generation . . . . . 606
7.18.3	TIMCHK	Time check . . . . . 607
7.18.4	ZRRDB, ZRRDBP	Direct 1-byte read from file register . . . . . 608
7.18.5	ZRWRB, ZRWRBP	File register direct 1-byte write . . . . . 609
7.18.6	ADRSET, ADRSETP	Indirect address read operations . . . . . 611
7.18.7	KEY	Numerical key input using keyboard . . . . . 612
7.18.8	ZPUSH, ZPUSHP	Batch save of index register . . . . . 616
	ZPOP, ZPOPP	Batch recovery of index register . . . . . 616
7.18.9	UNIRD, UNIRDP	Reading module information . . . . . 618
7.18.10	TYPERD, TYPERDP	Reading module model name . . . . . 622
7.18.11	TRACE	Trace set . . . . . 626
	TRACER	Trace reset . . . . . 626
7.18.12	SP.FWRITE	Writing data to designated file . . . . . 628
7.18.13	SP.FREAD	Reading data from designated file . . . . . 638
7.18.14	SP.DEVST	Writing data to standard ROM . . . . . 649
7.18.15	S.DEVLD, SP.DEVLD	Reading data from standard ROM . . . . . 651
7.18.16	PLOADP	Loading program from memory card . . . . . 652
7.18.17	PUNLOADP	Unloading program from program memory . . . . . 654
7.18.18	PSWAPP	Loading and unloading . . . . . 656
7.18.19	RBMOV, RBMOV P	High-speed block transfer of file register . . . . . 658
7.18.20	UMSG	User Message . . . . . 662

---

<b>CHAPTER 8 INSTRUCTIONS FOR DATA LINK</b>	<b>665</b>
---	------------

---

8.1	Network refresh instructions	665
8.1.1	S.ZCOM, SP.ZCOM	Refresh for the designated module . . . . . 665
8.2	Reading/Writing Routing Information	669
8.2.1	S.RTREAD, SP.RTREAD	Reading routing information . . . . . 669
8.2.2	S.RTWRITE, SP.RTWRITE	Registering routing information . . . . . 670

---

<b>CHAPTER 9 MULTIPLE CPU DEDICATED INSTRUCTION</b>	<b>672</b>
---	------------

---

9.1	Writing to the CPU Shared Memory of Host CPU	672
9.1.1	S.TO, SP.TO	Writing to host CPU shared memory . . . . . 673
9.1.2	TO, TOP, DTO, DTOP	Writing to host CPU shared memory . . . . . 676
9.2	Reading from the CPU Shared Memory of another CPU	680
9.2.1	FROM, FROMP, DFRO, DFROP	Reading from other CPU shared memory . . . . . 681

---

<b>CHAPTER 10 MULTIPLE CPU HIGH-SPEED TRANSMISSION DEDICATED INSTRUCTIONS</b>	<b>686</b>
---	------------

---

10.1	Overview	686
10.2	D.DDWR, DP.DDWR	Writing Devices to Another CPU . . . . . 696
10.3	D.DDRD, DP.DDRD	Reading Devices from Another CPU . . . . . 699

---

**CHAPTER 11 REDUNDANT SYSTEM INSTRUCTIONS (For REDUNDANT CPU) 703**

---

11.1 SP.CONTSW	System Switching .....	703
----------------	------------------------	-----

---

**APPENDICES 706**

---

Appendix 1 OPERATION PROCESSING TIME .....	706
Appendix 1.1 Definition .....	706
Appendix 1.2 Operation Processing Time of Basic Model QCPU .....	707
Appendix 1.3 Operation Processing Time of High Performance Model QCPU/Process CPU/ Redundant CPU .....	722
Appendix 1.4 Operation Processing Time of Universal Model QCPU .....	746
Appendix 1.4.1 Subset instruction processing time .....	746
Appendix 1.4.2 Processing time of instructions other than subset instruction .....	759
Appendix 1.5 Operation Processing Time of LCPU .....	802
Appendix 1.5.1 Subset instruction processing time .....	802
Appendix 1.5.2 Processing time of instructions other than subset instruction .....	808
Appendix 2 CPU PERFORMANCE COMPARISON .....	826
Appendix 2.1 Comparison of Q, LCPU with AnNCPU, AnACPU, and AnUCPU .....	826
Appendix 2.1.1 Usable devices .....	826
Appendix 2.1.2 I/O control mode .....	827
Appendix 2.1.3 Data that can be used by instructions .....	828
Appendix 2.1.4 Timer comparison .....	829
Appendix 2.1.5 Comparison of counters .....	830
Appendix 2.1.6 Comparison of display instructions .....	830
Appendix 2.1.7 Instructions whose designation format has been changed (Except dedicated instructions for AnACPU and AnUCPU) .....	831
Appendix 2.1.8 AnACPU and AnUCPU dedicated instructions .....	832
Appendix 3 APPLICATION PROGRAM EXAMPLES .....	833
Appendix 3.1 Concept of Programs which Perform Operations of a nth power of X, a nth root X .....	833

---

**INDEX 834**

---

---

**INSTRUCTION INDEX 839**

---

WARRANTY .....	843
----------------	-----

# MANUALS

To understand the main specifications, functions, and usage of the CPU module, refer to the basic manuals.

Read other manuals as well when using a different type of CPU module and its functions.

Order each manual as needed, referring to the following list.

The numbers in the "CPU module" and the respective modules are as follows.

Number	CPU module
1)	Basic model QCPU
2)	High Performance model QCPU
3)	Process CPU
4)	Redundant CPU
5)	Universal model QCPU
6)	LCPU

○:Basic manual, ●:Other CPU module manuals

Manual name < Manual number (model code) >	Description	CPU module					
		1)	2)	3)	4)	5)	6)
<b>■ User's manual</b>							
QCPU User's Manual (Hardware design, Maintenance and Inspection) < SH-080483ENG (13JR73) >	Specifications of the hardware (CPU modules, power supply modules, base units, extension cables, and memory cards), system maintenance and inspection, troubleshooting, and error codes	●	●	●	●	●	
QnUCPU User's Manual (Function Explanation, Program Fundamentals) < SH-080807ENG (13JZ27) >	Functions, methods, and devices for programming					●	
Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals) < SH-080808ENG (13JZ28) >	Functions, methods, and devices for programming	●	●	●	●		
QnUCPU User's Manual (Communication via Built-in Ethernet Port) < SH-080811ENG (13JZ29) >	Functions for the communication via built-in Ethernet port of the CPU module					○	
MELSEC-L CPU Module User's Manual (Hardware design, Maintenance and Inspection) < SH-080890ENG (13JRZ36) >	Specifications of the hardware (CPU modules, power supply modules, a branch module, an extension module, and memory cards), system maintenance and inspection, troubleshooting, and error codes						●
MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals) < SH-080889ENG (13JZ35) >	Functions, methods, and devices for programming						●
MELSEC-L CPU Module User's Manual (Built-In I/O Function) < SH-080892ENG (13JZ38) >	Built-in I/O Functionality of the CPU						○
MELSEC-L CPU Module User's Manual (Communication via Built-in Ethernet Port) < SH-080891ENG (13JZ37) >	Functions for the communication via built-in Ethernet port of the CPU module						○
MELSEC-L CPU Module User's Manual (Data Logging Function) < SH-080893ENG (13JZ39) >	Data Logging Functionality of the CPU Module						○

○:Basic manual, ●:Other CPU module manuals

Manual name < Manual number (model code) >	Description	CPU module					
		1)	2)	3)	4)	5)	6)
■ Programming Manual							
MELSEC-Q /L Programming Manual (Common Instructions) < SH-080809ENG (13JW10) >	How to use sequence instructions, basic instructions, and application instructions	●	●	●	●	●	●
MELSEC-Q /L/QnA Programming Manual (SFC) < SH-080041 (13JF60) >	System configuration, performance specifications, functions, programming, debugging, and error codes for SFC (MELSAP3) programs	○	○	○	○	○	○
MELSEC-Q /L Programming Manual (MELSAP-L) < SH-080072 (13JC03) >	Programming methods, specifications, and functions for SFC (MELSAP-L) programs	○	○	○	○	○	○
MELSEC-Q /L Programming Manual (Structured Text) < SH-080366E (13JF68) >	Programming methods using structured languages	○	○	○	○	○	○
MELSEC-Q /L/QnA Programming Manual (PID Control Instructions) < SH-080040 (13JF59) >	Dedicated instructions for PID control	○	○		○	○	○
QnPH/QnPRHCPU Programming Manual (Process Control Instructions) < SH-080316E (13JF59) >	Describes the dedicated instructions for performing process control.			○	○		

Related Manuals

Manual name < Manual number (model code) >	Description
CC-Link IE Controller Network Reference Manual < SH-080668ENG (13JV16) >	Specifications, procedures and settings before system operation, parameter settings, programming, and troubleshooting of the CC-Link IE controller network module
MELSEC-Q CC-Link IE Field Network Master/Local Module User's Manual < SH-080917ENG (13JZ47) >	Specifications, procedures and settings before system operation, parameter settings, programming, and troubleshooting of the CC-Link IE field network module
MELSEC-L CC-Link IE Field Network Master/Local Module User's Manual < SH-080972ENG (13JZ54) >	Specifications, procedures and settings before system operation, parameter settings, programming, and troubleshooting of the CC-Link IE field network module
Q Corresponding MELSECNET/H Network System Reference Manual (PLC to PLC network) < SH-080049 (13JF92) >	Explains the specifications for a MELSECNET/H network system for PLC to PLC network. It explains the procedures and settings up to operation, setting the parameters, programming and troubleshooting.
Q Corresponding MELSECNET/H Network System Reference Manual (Remote I/O network) < SH-080124 (13JF96) >	Explains the specifications for a MELSECNET/H network system for remote I/O network. It explains the procedures and settings up to operation, setting the parameters, programming and troubleshooting.
Type MELSECNET, MELSECNET/B Data Link System Reference Manual < IB-66530 (13JF70) >	Describes the general concept, specifications, and part names and settings for MELSECNET (II) and MELSECNET/B.
Q Corresponding Ethernet Interface Module User's Manual (Application) < SH-080010 (13JF70) >	Describes various functions of the Ethernet module: e-mail function, PLC CPU status monitoring, communication via MELSECNET/H or MELSECNET/10 network system, communication using data link instructions, file transfer (using FTP) and other functions.

# CHAPTER 1 GENERAL DESCRIPTION

This manual describes the common instructions required for programming of the QCPU and LCPU.


"Common instructions" are all instructions except for dedicated instructions for such intelligent function modules as QJ71C24N and QJ71E71-100; PID control instructions; SFC instructions; ST instructions; instructions for socket communication features; trigger logging instructions for the LCPU; and dedicated instructions for LCPU positioning/counter functionality.

## 1.1 Related Programming Manuals


Before reading this manual, check the functions, programming methods, devices and others that are necessary to create programs with the CPU in the manuals below:

- QnUCPU User's Manual (Function Explanation, Program Fundamentals)
- Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
- MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals)


(1) Basic model QCPU




(2) High Performance model QCPU




(3) Process CPU



(4) Redundant CPU



(5) Universal model QCPU





# 1.2 Abbreviations and Generic Names

This manual uses the generic names and abbreviations shown below to refer to Q/L series CPU modules, unless otherwise specified.

\*□ indicates a part of the model or version.

Generic term/Abbreviation	Description of Generic Name/Abbreviation
<b>■ Series</b>	
Q series	Abbreviation for Mitsubishi MELSEC-Q series programmable controller
L series	Abbreviation for Mitsubishi MELSEC-L series programmable controller
<b>■ CPU module type</b>	
CPU module	Generic term for Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU and LCPU
Basic model QCPU	Generic term for Q00JCPU, Q00CPU and Q01CPU
High Performance model QCPU	Generic term for Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU
Process CPU	Generic term for Q02PHCPU, Q06PHCPU, Q12PHCPU and Q25PHCPU
Redundant CPU	Generic term for Q12PRHCPU and Q25PRHCPU
Universal model QCPU	Generic term for Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU and Q100UDEHCPU
<b>■ CPU module model</b>	
QnCPU	Generic term for Q00JCPU, Q00CPU, Q01CPU and Q02CPU
QnHCPU	Generic term for Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU
QnPHCPU	Generic term for Q02PHCPU, Q06PHCPU, Q12PHCPU and Q25PHCPU
QnPRHCPU	Generic term for Q12PRHCPU and Q25PRHCPU
QnUCPU	Generic term for Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU and Q100UDEHCPU
QnU(D)(H)CPU	Generic term for Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU and Q26UDHCPU
QnUD(H)CPU	Generic name for Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU and Q26UDHCPU
QnUDE(H)CPU	Generic name for Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU and Q100UDEHCPU
LCPU	Generic name for L02CPU, L26CPU-BT, L02CPU-P and L26CPU-PBT
<b>■ Others</b>	
Programming Tool	This is a generic name for GX Developer and GX Works2.
GX Developer	Product name of Q/L series Corresponding SW □ D5C-GPPW-type GPP function software package □ : Version of the software Check the GX Developer versions that can be used for each CPU module in "System Configuration," User's Manual (Hardware Design, Maintenance and Inspection).
GX Works2	Product name of Q/L series Corresponding SW □ D5C-GXW2-type GPP function software package □ : Version of the software Check the GX Works2 versions that can be used for each CPU module in "System Configuration," User's Manual (Hardware Design, Maintenance and Inspection).
CC-Link IE	Generic term for the CC-Link IE controller network and the CC-Link IE field network.
MELSECNET/H	Abbreviation for MELSECNET/H network system
MELSECNET/10	Abbreviation for MELSECNET/10 network system
MELSECNET(II,B)	Abbreviation for MELSECNET and MELSECNET/B data link system
Ethernet	Abbreviation for Ethernet network system
CC-Link	Abbreviation for Control & Communication Link
Intelligent function module device	Generic name for intelligent function module devices and special function module devices
Q3□B	Generic term for Q33B, Q35B, Q38B and Q312B main base units on which CPU module (except Q00JCPU), Q series power supply module, Q series I/O module, and intelligent function module can be mounted.

(Continued)

Generic Name/Abbreviation	Description of Generic Name/Abbreviation
Q3□SB	Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU (except Q00JCPU), High Performance model QCPU, slim type power supply module, Q series I/O module, and intelligent function module can be mounted.
Q3□RB	Other name for Q38RB redundant power supply main base unit on which CPU module (except Q00JCPU), redundant power supply module, Q series I/O module, and intelligent function module can be mounted.
Q3□DB	Generic term for the Q35DB, Q38DB and Q312DB type Multiple CPU high speed main base unit on which CPU module (except the Q00JCPU), Q series power supply module, Q series I/O module, and intelligent function module can be mounted.
Q5□B	Generic term for Q52B and Q55B extension base unit on which the Q Series I/O and intelligent function module can be mounted.
Q6□B	Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q Series power supply module, I/O module, intelligent function module can be mounted.
Q6□RB	Other name for Q68RB redundant power supply extension base unit on which redundant power supply module, Q series I/O module, and intelligent function module can be mounted.
Q6□WRB	Another term for Q65WRB extension base unit for redundant system on which redundant power supply module, Q series I/O module, and intelligent function module can be mounted.
QA1S5□B	Generic term for QA1S51B extension base unit on which AnS Series I/O module, special function module can be mounted.
QA1S6□B	Generic term for QA1S65B and QA1S68B extension base units on which AnS Series power supply module, I/O module, special function module can be mounted.

# CHAPTER 2 INSTRUCTION TABLES

## 2.1 Types of Instructions

The major types of CPU module instructions consist of sequence instructions, basic instructions, application instructions, data link instructions, QCPU instructions and redundant system instructions. These types of instructions are listed in the following Table.

Types of Instruction		Meaning	Reference Chapter
Sequence instruction	Contact instruction	Operation start, series connection, parallel connection	Page 124, CHAPTER 5
	Association instruction	Ladder block connection, store/read operation results, creation of pulses from operation results	
	Output instruction	Bit device output, pulse output, output reversal	
	Shift instruction	Bit device shift	
	Master control instruction	Master control	
	Termination instruction	Program termination	
	Other instruction	Program stop, instructions such as no operation which do not fit in the above categories	
Basic instruction	Comparison operation instruction	Comparisons such as =, >, <	Page 172, CHAPTER 6
	Arithmetic operation instruction	Addition, subtraction, multiplication or division of BIN or BCD	
	BCD ↔ BIN conversion instruction	Conversion from BCD to BIN and from BIN to BCD	
	Data transfer instruction	Transmits designated data	
	Program branch instruction	Program jumps	
	Program run control instruction	Enables or inhibits interrupt programs	
	I/O refresh	Executes partial refresh	
	Other convenient instruction	Instructions for: Counter increment/decrement, teaching timer, special function timer, rotary table shortest direction control, etc.	
Application instruction	Logical operation instruction	Logical operations such as logical sum, logical product, etc.	Page 305, CHAPTER 7
	Rotation instruction	Rotation of designated data	
	Shift instruction	Shift of designated data	
	Bit processing instruction	Bit set and reset, bit test, batch reset of bit devices	
	Data processing instruction	16-bit data searches, data processing such as decoding and encoding	
	Structure creation instruction	Repeated operation, subroutine program calls, indexing in ladder units	
	Table operation instruction	Data table read/write	
	Buffer memory access instruction	Data read/write from/to an intelligent function module	
	Display instruction	Print ASCII code, LED character display, etc.	
	Debugging and failure diagnosis instruction	Check, status latch, sampling trace	
	Character string processing instruction	Conversion between BIN/BCD and ASCII; conversion between BIN and character string; conversion between floating decimal point data and character strings, character string processing, etc.	
	Special function instruction	Trigonometric functions, conversion between angles and radians, exponential operations, automatic logarithms, square roots	
	Data control instruction	Upper and lower limit controls, dead band controls, zone controls	
	Switching instruction	File register block No. switches, designation of file registers and comment files	

Types of Instruction		Meaning	Reference Chapter
Application instruction	Clock instruction	Reading/writing of the values of year, month, day, hour, minute, second, and day of the week; addition/subtraction of the values of hour, minute, and second; conversion of the values of hour, minute, and second into second; comparison between the values of year, month, and day; and comparison between the values of hour, minute, and second	Page 305, CHAPTER 7
	Expansion clock instruction	Reading of the values of year, month, day, hour, minute, second, millisecond, and day of the week; addition/subtraction of the values of hour, minute, second, and millisecond	
	Program control instruction	Instructions to switch program execution conditions	
	Other instruction	Instructions that do not fit in the above categories, such as watchdog timer reset instructions and timing clock instructions	
Instruction for Data Link	Link refresh instruction	Designated network refresh	Page 665, CHAPTER 8
	Routing information read/write instruction	Reads, writes, and registers routing information	
Multiple CPU dedicated instruction	Multiple CPU dedicated instruction	Writing to host CPU shared memory, Reading from other CPU shared memory	Page 672, CHAPTER 9
Multiple CPU high-speed transmission dedicated instruction	Multiple CPU device write/read instruction	Writes/reads devices to/from another CPU.	Page 686, CHAPTER 10
Redundant system instruction	Instruction for Redundant CPU	System switching	Page 703, CHAPTER 11

# 2.2 How to Read Instruction Tables

The instruction tables found from Page 29, Section 2.3 to Page 51, Section 2.5 have been made according to the following format:

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BIN 16-bit addition and subtraction	+		• (D)+(S)→(D)		3	●	Page 188
	+P						
	+		• (S1)+(S2)→(D)		4	●	Page 189
	+P						
	-				3	●	Page


↑ 1)    ↑ 2)                    ↑ 3)                                    ↑ 4)                                    ↑ 5)                    ↑ 6)    ↑ 7)    ↑ 8)

## Description


- 1).....Classifies instructions according to their application.
- 2).....Indicates the instruction symbol added to the instruction in a program.

Instruction code is built around the 16-bit instruction. The following notations are used to mark 32-bit instructions, instructions executed only at the leading edge of OFF to ON, real number instructions, and character string instructions:


- 32-bit instruction.....The letter "D" is added to the first line of the instruction.




- Instructions executed only at the leading edge of OFF to ON  
.....The letter "P" is added to the end of the instruction.



- Real number instructions  
.....The letter "E" is added to the first line of the instruction.



- Character string instructions  
.....A dollar sign \$ is added to the first line of the instruction.



3).....Shows symbol diagram on the ladder.




Fig. 2.1 Symbol Diagram on the Ladder

Destination.....Indicates where data will be sent after operation.

Source..... Stores data prior to operation.

4).....Indicates the type of processing that is performed by individual instructions.




Fig. 2.2 Type of Processing Performed by Individual Instructions

5).....The details of conditions for the execution of individual instructions are as follows:

Symbol	Execution Condition
No symbol recorded	Instruction executed under normal circumstances, with no regard to the ON/OFF status of conditions prior to the instruction. If the precondition is OFF, the instruction will conduct OFF processing.
	Executed during ON; instruction is executed only while the precondition is ON. If the preconditions is OFF, the instruction is not executed, and no processing is conducted.
	Executed once at ON; instruction executed only at leading edge when precondition goes from OFF to ON. Following execution, instruction will not be executed and no processing conducted even if condition remains ON.
	Executed during OFF; instruction is executed only while the precondition is OFF. If the precondition is ON, the instruction is not executed, and no processing is conducted.
	Executed once at OFF; instruction executed only at trailing edge when precondition goes from ON to OFF. Following execution, instruction will not be executed and no processing conducted even if condition remains OFF.

6).....Indicates the basic number of steps for individual instructions.

See Page 110, Section 3.8 for a description of the number of steps.

7).....The ● mark indicates instructions for which subset processing is possible.

See Page 102, Section 3.5 for details on subset processing.

8).....Indicates the page numbers where the individual instructions are explained.

## 2.3 Sequence Instructions

### 2.3.1 Contact instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Contact	LD		• Starts logic operation (Starts a contact logic operation)		*1	●	Page 124
	LDI		• Starts logical NOT operation (Starts b contact logic operation)				
	AND		• Logical product (a contact series connection)				
	ANI		• Logical product NOT (b contact series connection)				
	OR		• Logical sum (a contact parallel connection)				
	ORI		• Logical sum NOT (b contact parallel connection)				
	LDP		• Starts leading edge pulse operation		*1	●	Page 126
	LDF		• Starts trailing edge pulse operation				
	ANDP		• Leading edge pulse series connection				
	ANDF		• Trailing edge pulse series connection				
	ORP		• Leading edge pulse parallel connection				
	ORF		• Trailing edge pulse parallel connection				
	LDPI		• Starts leading edge pulse NOT operation		3*2	●	Page 128
	LDFI		• Starts trailing edge pulse NOT operation		3*2		
	ANDPI		• Leading edge pulse NOT series connection		4*2		
	ANDFI		• Trailing edge pulse NOT series connection		4*2		
	ORPI		• Leading edge pulse NOT parallel connection		4*2		
	ORFI		• Trailing edge pulse NOT parallel connection		4*2		

\*1: The number of steps may vary depending on the device being used.

Device	Number of Steps
Internal device, file register (R0 to R32767)	1
Direct access input (DX)	2
Devices other than above	3

\*2: The number of steps may vary depending on the device and type of CPU module being used.

Device	Number of Steps
Internal device, file register (R0 to R32767)	1
Direct access input (DX)	1
Devices other than above	3

The number of steps may vary depending on the device being used.

Device	Number of Steps
Internal device, file register (R0 to R32767)	Number of Basic Steps
Serial number access format file register (ZR), Extended data register (D), Extended link register (W), Multiple CPU shared device (U3En\G10000)	Number of Basic Steps +1
Direct access input (DX)	Number of Basic Steps +1
Devices other than above	Number of Basic Steps +2

## 2.3.2 Association instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Connection	ANB		<ul style="list-style-type: none"> <li>AND between logical blocks (Series connection between logical blocks)</li> </ul>		1	-	Page 131
	ORB		<ul style="list-style-type: none"> <li>OR between logical blocks (Series connection between logical blocks)</li> </ul>				
	MPS		<ul style="list-style-type: none"> <li>Memory storage of operation results</li> </ul>		1	-	Page 132
	MRD		<ul style="list-style-type: none"> <li>Read of operation results stored with MPS instruction</li> </ul>				
	MPP		<ul style="list-style-type: none"> <li>Read and reset of operation results stored with MPS instruction</li> </ul>				
	INV		<ul style="list-style-type: none"> <li>Inversion of operation result</li> </ul>		1	-	Page 135
	MEP		<ul style="list-style-type: none"> <li>Conversion of operation result to leading edge pulse</li> </ul>		1	-	Page 136
	MEF		<ul style="list-style-type: none"> <li>Conversion of operation result to trailing edge pulse</li> </ul>				
	EGP		<ul style="list-style-type: none"> <li>Conversion of operation result to leading edge pulse (Stored at Vn)</li> </ul>		1	-	Page 137
	EGF		<ul style="list-style-type: none"> <li>Conversion of operation result to trailing edge pulse (Stored at Vn)</li> </ul>		*1		

\*1: The number of steps may vary depending on the device and type of CPU module being used.

Component	Number of Basic Steps
High Performance model QCPU Process CPU Redundant CPU Universal model QCPU LCPU	1
Basic model QCPU	2



## 2.3.3 Output instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Output	OUT		• Device output		*1	-	Page 139 Page 141 Page 144 Page 146
	SET		• Sets device		*1	-	Page 147 Page 150
	RST		• Resets device		*1	-	Page 148 Page 150
	PLS		• Generates 1 cycle program pulse at leading edge of input signal.		2	-	Page 152
	PLF		• Generates 1 cycle program pulse at trailing edge of input signal.				
	FF		• Reversal of device output		2	-	Page 154
	DELTA		• Pulse conversion of direct output		2	-	Page 155
	DELTAP						

\*1: The number of steps may vary depending on the device being used. See description pages of individual instructions for number of steps.

\*2: The  execution condition applies only when an annunciator (F) is in use.

## 2.3.4 Shift instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Shift	SFT		• 1-bit shift of device		2	-	Page 157
	SFTP						

## 2.3.5 Master control instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Master control	MC		• Starts master control		2	-	Page 159
	MCR		• Resets master control		1		

## 2.3.6 Termination instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Termination	FEND		• Termination of main program		1	-	Page 163
	END		• Termination of sequence program				Page 165

## 2.3.7 Other instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Stop	STOP		<ul style="list-style-type: none"> <li>• Terminates sequence operation after input condition has been met.</li> <li>• Sequence program is executed by placing the RUN/STOP key switch back in the RUN position.</li> </ul>		1	-	Page 167
Ignored	NOP		• Ignored (For program deletion or space)		1	-	Page 168
	NOPLF		• Ignored (To change pages during printouts)				
	PAGE		• Ignored (Subsequent programs will be controlled from step 0 of page n)				

## 2.4 Basic instructions

### 2.4.1 Comparison operation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BIN 16-bit data comparisons	LD=		<ul style="list-style-type: none"> <li>• Conductive status when (S1) = (S2)</li> <li>• Non-conductive status when (S1) ≠ (S2)</li> </ul>		3	●	Page 172
	AND=						
	OR=						
	LD<>		<ul style="list-style-type: none"> <li>• Conductive status when (S1) ≠ (S2)</li> <li>• Non-conductive status when (S1) = (S2)</li> </ul>		3	●	
	AND<>						
	OR<>						
	LD>		<ul style="list-style-type: none"> <li>• Conductive status when (S1) &gt; (S2)</li> <li>• Non-conductive status when (S1) ≰ (S2)</li> </ul>		3	●	
	AND>						
	OR>						
	LD<=		<ul style="list-style-type: none"> <li>• Conductive status when (S1) ≰ (S2)</li> <li>• Non-conductive status when (S1) &gt; (S2)</li> </ul>		3	●	
	AND<=						
	OR<=						
	LD<		<ul style="list-style-type: none"> <li>• Conductive status when (S1) &lt; (S2)</li> <li>• Non-conductive status when (S1) ≧ (S2)</li> </ul>		3	●	
	AND<						
	OR<						
LD>=		<ul style="list-style-type: none"> <li>• Conductive status when (S1) ≧ (S2)</li> <li>• Non-conductive status when (S1) &lt; (S2)</li> </ul>		3	●		
AND>=							
OR>=							

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BIN 32-bit data comparisons	LDD=		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+1, S1) = (S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+1, S1) \neq (S2+1, S2)</math></li> </ul>		*1	●	Page 173
	ANDD=						
	ORD=						
	LDD<>		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+1, S1) \neq (S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+1, S1) = (S2+1, S2)</math></li> </ul>		*1	●	
	ANDD<>						
	ORD<>						
	LDD>		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+1, S1) &gt; (S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+1, S1) \leq (S2+1, S2)</math></li> </ul>		*1	●	
	ANDD>						
	ORD>						
	LDD<=		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+1, S1) \leq (S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+1, S1) &gt; (S2+1, S2)</math></li> </ul>		*1	●	
	ANDD<=						
	ORD<=						
	LDD<		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+1, S1) &lt; (S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+1, S1) \geq (S2+1, S2)</math></li> </ul>		*1	●	
	ANDD<						
	ORD<						
LDD>=		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+1, S1) \geq (S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+1, S1) &lt; (S2+1, S2)</math></li> </ul>		*1	●		
ANDD>=							
ORD>=							

\*1: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	<ul style="list-style-type: none"> <li>Word device: Internal device (except for file register ZR)</li> <li>Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no Indexing.</li> <li>Constant: No limitations</li> </ul>	5 Note 1)
	Devices other than above	3 Note 2)
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	3 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Floating decimal point data comparisons (Single precision)	LDE=		<ul style="list-style-type: none"> <li>• Conductive status when <math>(S1+1, S1) = (S2+1, S2)</math></li> <li>• Non-Conductive status when <math>(S1+1, S1) \neq (S2+1, S2)</math></li> </ul>		3	-	Page 175
	ANDE=						
	ORE=						
	LDE<>		<ul style="list-style-type: none"> <li>• Conductive status when <math>(S1+1, S1) \neq (S2+1, S2)</math></li> <li>• Non-Conductive status when <math>(S1+1, S1) = (S2+1, S2)</math></li> </ul>		3	-	
	ANDE<>						
	ORE<>						
	LDE>		<ul style="list-style-type: none"> <li>• Conductive status when <math>(S1+1, S1) &gt; (S2+1, S2)</math></li> <li>• Non-Conductive status when <math>(S1+1, S1) \leq (S2+1, S2)</math></li> </ul>		3	-	
	ANDE>						
	ORE>						
	LDE<=		<ul style="list-style-type: none"> <li>• Conductive status when <math>(S1+1, S1) \leq (S2+1, S2)</math></li> <li>• Non-Conductive status when <math>(S1+1, S1) &gt; (S2+1, S2)</math></li> </ul>		3	-	
	ANDE<=						
	ORE<=						
	LDE<		<ul style="list-style-type: none"> <li>• Conductive status when <math>(S1+1, S1) &lt; (S2+1, S2)</math></li> <li>• Non-Conductive status when <math>(S1+1, S1) \geq (S2+1, S2)</math></li> </ul>		3	-	
	ANDE<						
	ORE<						
LDE>=		<ul style="list-style-type: none"> <li>• Conductive status when <math>(S1+1, S1) \geq (S2+1, S2)</math></li> <li>• Non-Conductive status when <math>(S1+1, S1) &lt; (S2+1, S2)</math></li> </ul>		3	-		
ANDE>=							
ORE>=							

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Floating decimal point data comparisons (Double precision)	LDED=		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+3, S1+2, S1+1, S1) = (S2+3, S2+2, S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+3, S1+2, S1+1, S1) \neq (S2+3, S2+2, S2+1, S2)</math></li> </ul>		3	-	Page 177
	ANDED=						
	ORED=						
	LDED<>		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+3, S1+2, S1+1, S1) \neq (S2+3, S2+2, S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+3, S1+2, S1+1, S1) = (S2+3, S2+2, S2+1, S2)</math></li> </ul>		3	-	
	ANDED<>						
	ORED<>						
	LDED>		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+3, S1+2, S1+1, S1) &gt; (S2+3, S2+2, S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+3, S1+2, S1+1, S1) \leq (S2+3, S2+2, S2+1, S2)</math></li> </ul>		3	-	
	ANDED>						
	ORED>						
	LDED<=		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+3, S1+2, S1+1, S1) \leq (S2+3, S2+2, S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+3, S1+2, S1+1, S1) &gt; (S2+3, S2+2, S2+1, S2)</math></li> </ul>		3	-	
	ANDED<=						
	ORED<=						
	LDED<		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+3, S1+2, S1+1, S1) &lt; (S2+3, S2+2, S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+3, S1+2, S1+1, S1) \geq (S2+3, S2+2, S2+1, S2)</math></li> </ul>		3	-	
	ANDED<						
	ORED<						
LDED>=		<ul style="list-style-type: none"> <li>Conductive status when <math>(S1+3, S1+2, S1+1, S1) \geq (S2+3, S2+2, S2+1, S2)</math></li> <li>Non-Conductive status when <math>(S1+3, S1+2, S1+1, S1) &lt; (S2+3, S2+2, S2+1, S2)</math></li> </ul>		3	-		
ANDED>=							
ORED>=							

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps		See for Description
						Subset	
Character string data comparisons	LD\$=		<ul style="list-style-type: none"> <li>Compares character string S1 and character string S2 one character at a time. *2</li> </ul>		3	-	Page 177
	AND\$=		<ul style="list-style-type: none"> <li>Conductive status when (character string S1) = (character string S2)</li> </ul>				
	OR\$=		<ul style="list-style-type: none"> <li>Non-Conductive status when (character string S1) ≠ (character string S2)</li> </ul>				
	LD\$<>		<ul style="list-style-type: none"> <li>Compares character string S1 and character string S2 one character at a time. *2</li> </ul>		3	-	
	AND\$<>		<ul style="list-style-type: none"> <li>Conductive status when (character string S1) ≠ (character string S2)</li> </ul>				
	OR\$<>		<ul style="list-style-type: none"> <li>Non-Conductive status when (character string S1) = (character string S2)</li> </ul>				
	LD\$>		<ul style="list-style-type: none"> <li>Compares character string S1 and character string S2 one character at a time. *2</li> </ul>		3	-	
	AND\$>		<ul style="list-style-type: none"> <li>Conductive status when (character string S1) &gt; (character string S2)</li> </ul>				
	OR\$>		<ul style="list-style-type: none"> <li>Non-Conductive status when (character string S1) ≡ (character string S2)</li> </ul>				
	LD\$<=		<ul style="list-style-type: none"> <li>Compares character string S1 and character string S2 one character at a time. *2</li> </ul>		3	-	
	AND\$<=		<ul style="list-style-type: none"> <li>Conductive status when (character string S1) ≡ (character string S2)</li> </ul>				
	OR\$<=		<ul style="list-style-type: none"> <li>Non-Conductive status when (character string S1) &gt; (character string S2)</li> </ul>				
	LD\$<		<ul style="list-style-type: none"> <li>Compares character string S1 and character string S2 one character at a time. *2</li> </ul>		3	-	
	AND\$<		<ul style="list-style-type: none"> <li>Conductive status when (character string S1) &lt; (character string S2)</li> </ul>				
	OR\$<		<ul style="list-style-type: none"> <li>Non-Conductive status when (character string S1) ≡ (character string S2)</li> </ul>				
	LD\$>=		<ul style="list-style-type: none"> <li>Compares character string S1 and character string S2 one character at a time. *2</li> </ul>		3	-	
AND\$>=		<ul style="list-style-type: none"> <li>Conductive status when (character string S1) ≡ (character string S2)</li> </ul>					
OR\$>=		<ul style="list-style-type: none"> <li>Non-Conductive status when (character string S1) &lt; (character string S2)</li> </ul>					

\*2: The conditions under which character string comparisons can be made are as shown below:

- Match: All characters in the strings must match
- Larger string: If character strings are different, determines the string with the largest number of character codes. If the lengths of the character strings are different, determines the longest character string.
- Smaller string: If the character strings are different, determines the string with the smallest number of character codes. If the lengths of the character strings are different, determines the shortest character string.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
					5	-	Page 182
BIN 16-bit Block data comparisons	BKCMP=	$\overline{\text{BKCMP}} = \text{S1 S2 D n}$	<ul style="list-style-type: none"> <li>This instruction compares BIN 16-bit data stored in n-point devices starting from the device specified by S1 with BIN 16-bit data stored in n-point devices starting from the device specified by S2, and then stores the result into the nth device specified by (D) and up.</li> </ul>		5	-	Page 182
	BKCMP<>	$\overline{\text{BKCMP}} < > \text{S1 S2 D n}$					
	BKCMP>	$\overline{\text{BKCMP}} > \text{S1 S2 D n}$					
	BKCMP<=	$\overline{\text{BKCMP}} < = \text{S1 S2 D n}$					
	BKCMP<	$\overline{\text{BKCMP}} < \text{S1 S2 D n}$					
	BKCMP>=	$\overline{\text{BKCMP}} > = \text{S1 S2 D n}$					
	BKCMP=P	$\overline{\text{BKCMP}} = \text{P S1 S2 D n}$			5	-	Page 182
	BKCMP<>P	$\overline{\text{BKCMP}} < > \text{P S1 S2 D n}$					
	BKCMP>P	$\overline{\text{BKCMP}} > \text{P S1 S2 D n}$					
	BKCMP<=P	$\overline{\text{BKCMP}} < = \text{P S1 S2 D n}$					
	BKCMP<P	$\overline{\text{BKCMP}} < \text{P S1 S2 D n}$					
	BKCMP>=P	$\overline{\text{BKCMP}} > = \text{P S1 S2 D n}$					
BIN 32-bit block data comparisons	DBKCMP=	$\overline{\text{DBKCMP}} = \text{S1 S2 D n}$	<ul style="list-style-type: none"> <li>This instruction compares BIN 32-bit data stored in n-point devices starting from the device specified by S1 with BIN 32-bit data stored in n-point devices starting from the device specified by a constant and S2, and then stores the result into the nth device specified by (D) and up.</li> </ul>		5	-	Page 184
	DBKCMP<>	$\overline{\text{DBKCMP}} < > \text{S1 S2 D n}$					
	DBKCMP>	$\overline{\text{DBKCMP}} > \text{S1 S2 D n}$					
	DBKCMP<=	$\overline{\text{DBKCMP}} < = \text{S1 S2 D n}$					
	DBKCMP<	$\overline{\text{DBKCMP}} < \text{S1 S2 D n}$					
	DBKCMP>=	$\overline{\text{DBKCMP}} > = \text{S1 S2 D n}$					
	DBKCMP=P	$\overline{\text{DBKCMP}} = \text{P S1 S2 D n}$			5	-	Page 184
	DBKCMP<>P	$\overline{\text{DBKCMP}} < > \text{P S1 S2 D n}$					
	DBKCMP>P	$\overline{\text{DBKCMP}} > \text{P S1 S2 D n}$					
	DBKCMP<=P	$\overline{\text{DBKCMP}} < = \text{P S1 S2 D n}$					
	DBKCMP<P	$\overline{\text{DBKCMP}} < \text{P S1 S2 D n}$					
	DBKCMP>=P	$\overline{\text{DBKCMP}} > = \text{P S1 S2 D n}$					



## 2.4.2 Arithmetic operation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BIN 16-bit addition and subtraction operations	+		• (D)+(S)→(D)		3	●	Page 188
	+P						
	+		• (S1)+(S2)→(D)		4	●	Page 189
	+P						
	-		• (D)-(S)→(D)		3	●	Page 188
	-P						
	-		• (S1)-(S2)→(D)		4	●	Page 189
-P							
BIN 32-bit addition and subtraction operations	D+		• (D+1, D)+(S+1, S)→(D+1, D)		*1	●	Page 191
	D+P						
	D+		• (S1+1, S1)+(S2+1, S2)→(D+1, D)		*2	●	Page 192
	D+P						
	D-		• (D+1, D)-(S+1, S)→(D+1, D)		*1	●	Page 191
	D-P						
	D-		• (S1+1, S1)-(S2+1, S2)→(D+1, D)		*2	●	Page 192
D-P							
BIN 16-bit multiplication and division operations	*		• (S1) × (S2)→(D+1,D)		*3	●	Page 194
	*P						
	/		• (S1) / (S2) →Quotient(D), Remainder (D+1)		4*4	●	
	/P						
BIN 32-bit multiplication and division operations	D*		• (S1+1,S1) × (S2+1,S2)→(D+3,D+2,D+1,D)		4*4	●	Page 196
	D*P						
	D/		• (S1+1, S1) / (S2+1, S2) →Quotient (D+1, D), Remainder (D+3, D+2)		4*4	●	
	D/P						

\*1: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	5 Note 1)
	Devices other than above	3 Note 2)
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	3 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

\*2: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	6 Note 1)
	Devices other than above	4 Note 2)
Basic model QCPU	All devices that can be used	4 Note 2)
Universal model QCPU LCPU		3 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

























Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

\*3: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
QCPU LCPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	3
	Devices other than above	4 Note 1)

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

\*4: The number of basic steps is three for the Universal model QCPU and LCPU only.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BCD 4-digit addition and subtraction operations	B+	$\overline{B+} \quad S \quad D$	• (D)+(S)→(D)		3	●	Page 198
	B+P	$\overline{B+P} \quad S \quad D$					
	B+	$\overline{B+} \quad S1 \quad S2 \quad D$	• (S1)+(S2)→(D)		4	-	Page 200
	B+P	$\overline{B+P} \quad S1 \quad S2 \quad D$					
	B-	$\overline{B-} \quad S \quad D$	• (D)-(S)→(D)		3	●	Page 198
	B-P	$\overline{B-P} \quad S \quad D$					
	B-	$\overline{B-} \quad S1 \quad S2 \quad D$	• (S1)-(S2)→(D)		4	-	Page 200
	B-P	$\overline{B-P} \quad S1 \quad S2 \quad D$					
BCD 8-digit addition and subtraction operations	DB+	$\overline{DB+} \quad S \quad D$	• (D+1, D)+(S+1, S)→(D+1, D)		3	-	Page 201
	DB+P	$\overline{DB+P} \quad S \quad D$					
	DB+	$\overline{DB+} \quad S1 \quad S2 \quad D$	• (S1+1, S1)+(S2+1, S2)→(D+1, D)		4	-	Page 203
	DB+P	$\overline{DB+P} \quad S1 \quad S2 \quad D$					
	DB-	$\overline{DB-} \quad S \quad D$	• (D+1, D)-(S+1, S)→(D+1, D)		3	-	Page 201
	DB-P	$\overline{DB-P} \quad S \quad D$					
	DB-	$\overline{DB-} \quad S1 \quad S2 \quad D$	• (S1+1, S1)-(S2+1, S2)→(D+1, D)		4	-	Page 203
	DB-P	$\overline{DB-P} \quad S1 \quad S2 \quad D$					
BCD 4-digit multiplication and division operations	B*	$\overline{B*} \quad S1 \quad S2 \quad D$	• (S1) × (S2)→(D+1,D)		4	●	Page 204
	B*P	$\overline{B*P} \quad S1 \quad S2 \quad D$					
	B/	$\overline{B/} \quad S1 \quad S2 \quad D$	• (S1) / (S2)→Quotient(D), Remainder (D+1)		4	●	
	B/P	$\overline{B/P} \quad S1 \quad S2 \quad D$					
BCD 8-digit multiplication and division operations	DB*	$\overline{DB*} \quad S1 \quad S2 \quad D$	• (S1+1,S1) × (S2+1,S2)→(D+3,D+2,D+1,D)		4	-	Page 206
	DB*P	$\overline{DB*P} \quad S1 \quad S2 \quad D$					
	DB/	$\overline{DB/} \quad S1 \quad S2 \quad D$	• (S1+1, S1) / (S2+1, S2)→Quotient (D+1, D), Remainder (D+3, D+2)		4	●	
	DB/P	$\overline{DB/P} \quad S1 \quad S2 \quad D$					

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Floating decimal point data addition and subtraction operations (Single precision)	E+	$\boxed{-E+} \quad \boxed{S} \quad \boxed{D}$	• (D+1, D)+(S+1, S)→(D+1, D)		3	*6	Page 208
	E+P	$\boxed{-E+P} \quad \boxed{S} \quad \boxed{D}$					
	E+	$\boxed{-E+} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$	• (S1+1, S1)+(S2+1, S2)→(D+1, D)		4	*5	Page 210
	E+P	$\boxed{-E+P} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$					
	E-	$\boxed{-E-} \quad \boxed{S} \quad \boxed{D}$	• (D+1, D)-(S+1, S)→(D+1, D)		3	*6	Page 208
	E-P	$\boxed{-E-P} \quad \boxed{S} \quad \boxed{D}$					
	E-	$\boxed{-E-} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$	• (S1+1, S1)-(S2+1, S2)→(D+1, D)		4	*5	Page 210
	E-P	$\boxed{-E-P} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$					
Floating decimal point data addition and subtraction operations (Double precision)	ED+	$\boxed{-ED+} \quad \boxed{S} \quad \boxed{D}$	• (D+3, D+2, D+1, D)+(S+3, S+2, S+1, S)→(D+3, D+2, D+1, D)		3	●	Page 212
	ED+P	$\boxed{-ED+P} \quad \boxed{S} \quad \boxed{D}$					
	ED+	$\boxed{-ED+} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$	• (S1+3, S1+2, S1+1, S1)+(S2+3, S2+2, S2+1, S2)→(D+3, D+2, D+1, D)		4	●	Page 214
	ED+P	$\boxed{-ED+P} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$					
	ED-	$\boxed{-ED-} \quad \boxed{S} \quad \boxed{D}$	• (D+3, D+2, D+1, D)-(S+3, S+2, S+1, S)→(D+3, D+2, D+1, D)		3	●	Page 212
	ED-P	$\boxed{-ED-P} \quad \boxed{S} \quad \boxed{D}$					
	ED-	$\boxed{-ED-} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$	• (S1+3, S1+2, S1+1, S1)-(S2+3, S2+2, S2+1, S2)→(D+3, D+2, D+1, D)		4	●	Page 214
	ED-P	$\boxed{-ED-P} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$					
Floating decimal point data multiplication and division operations (Single precision)	E*	$\boxed{-E*} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$	• (S1+1, S1) × (S2+1, S2)→(D+1, D)		3	*6	Page 216
	E*P	$\boxed{-E*P} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$					
	E/	$\boxed{-E/} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$	• (S1+1, S1) / (S2+1, S2)→Quotient (D+1, D)		4	*6	
	E/P	$\boxed{-E/P} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$					
Floating decimal point data multiplication and division operations (Double precision)	ED*	$\boxed{-ED*} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$	• (S1+3, S1+2, S1+1, S1) × (S2+3, S2+2, S2+1, S2)→(D+3, D+2, D+1, D)		4	*6	Page 218
	ED*P	$\boxed{-ED*P} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$					
	ED/	$\boxed{-ED/} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$	• (S1+3, S1+2, S1+1, S1) / (S2+3, S2+2, S2+1, S2)→Quotient (D+3, D+2, D+1, D)		4	*6	
	ED/P	$\boxed{-ED/P} \quad \boxed{S1} \quad \boxed{S2} \quad \boxed{D}$					

\*5: The number of basic steps is three for the Universal model QCPU and LCPU only.

\*6: The subset is effective only with Universal model QCPU and LCPU.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps		See for Description
						Subset	
BIN 16-bit data block addition and subtraction operations	BK+	$\overline{\text{BK+}} \quad \text{S1} \text{ S2} \quad \text{D} \quad \text{n}$	• This instruction adds BIN 16-bit data stored in n-point devices starting from the device specified by (S1) to the n-point data stored in the devices starting from the device specified by (S2) in batch.		5	-	Page 220
	BK+P	$\overline{\text{BK+P}} \quad \text{S1} \text{ S2} \quad \text{D} \quad \text{n}$					
	BK-	$\overline{\text{BK-}} \quad \text{S1} \text{ S2} \quad \text{D} \quad \text{n}$	• This instruction subtracts BIN 16-bit data stored in the n-point devices starting from the devices specified by (S2) from BIN 16-bit data stored in n-point devices starting from the device specified by (S1) in batch.		5	-	
	BK-P	$\overline{\text{BK-P}} \quad \text{S1} \text{ S2} \quad \text{D} \quad \text{n}$					
BIN 32-bit data block addition and subtraction operations	DBK+	$\overline{\text{DBK+}} \quad \text{S1} \text{ S2} \quad \text{D} \quad \text{n}$	• Adds BIN 32-bit data stored in the n-point devices starting from the device specified by (S1) and a constant to BIN 32-bit data stored in the n-point devices starting from the device specified by (S2) and stores the result into the nth device specified by (D) and up.		5	-	Page 222
	DBK+P	$\overline{\text{DBK+P}} \quad \text{S1} \text{ S2} \quad \text{D} \quad \text{n}$					
	DBK-	$\overline{\text{DBK-}} \quad \text{S1} \text{ S2} \quad \text{D} \quad \text{n}$	• Subtracts BIN 32-bit data stored in the n-point devices starting from the device specified by (S2) or a constant from BIN 32-bit data stored in n-point devices starting from the device specified by (S1) and stores the operation result into the nth device specified by (D) and up.		5	-	
	DBK-P	$\overline{\text{DBK-P}} \quad \text{S1} \text{ S2} \quad \text{D} \quad \text{n}$					
Character string data Connection	\$+	$\overline{\text{\$+}} \quad \text{S} \quad \text{D}$	• Links character string designated with (S) to character string designated with (D), and stores the result from (D) onward.		3	-	Page 225
	\$+P	$\overline{\text{\$+P}} \quad \text{S} \quad \text{D}$					
	\$+	$\overline{\text{\$+}} \quad \text{S1} \text{ S2} \quad \text{D}$	• Links character string designated with (S2) to character string designated with (S1), and stores the result from (D) onward.		4	-	Page 226
	\$+P	$\overline{\text{\$+P}} \quad \text{S1} \text{ S2} \quad \text{D}$					
BIN data increment	INC	$\overline{\text{INC}} \quad \text{D}$	• (D)+1→(D)		2	●	Page 228
	INCP	$\overline{\text{INCP}} \quad \text{D}$					
	DINC	$\overline{\text{DINC}} \quad \text{D}$	• (D+1, D)+1→(D+1, D)		*7	●	Page 229
	DINCP	$\overline{\text{DINCP}} \quad \text{D}$					
	DEC	$\overline{\text{DEC}} \quad \text{D}$	• (D)-1→(D)		2	●	Page 228
	DECP	$\overline{\text{DECP}} \quad \text{D}$					
	DDEC	$\overline{\text{DDEC}} \quad \text{D}$	• (D+1, D)-1→(D+1, D)		*7	●	Page 229
	DDECP	$\overline{\text{DDECP}} \quad \text{D}$					

\*7: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	3 Note 1)
	Devices other than above	2 Note 2)
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	2 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

## 2.4.3 Data conversion instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BCD conversions	BCD		BCD conversions · (S) → (D) ↑ BIN (0 to 9999)		3 *1	●	Page 231
	BCDP		BCD conversions · (S+1, S) → (D+1, D) ↑ BIN (0 to 99999999)		3 *1	●	
	DBCD		BCD conversions · (S) → (D) ↑ BCD (0 to 9999)		3 *1	●	
	DBCDP		BCD conversions · (S+1, S) → (D+1, D) ↑ BCD (0 to 99999999)		3 *1	●	
BIN conversions	BIN		BIN conversions · (S) → (D) ↑ BCD (0 to 9999)		3 *1	●	Page 233
	BINP		BIN conversions · (S+1, S) → (D+1, D) ↑ BCD (0 to 99999999)		3 *1	●	
	DBIN		BIN conversions · (S) → (D) ↑ BCD (0 to 9999)		3 *1	●	
	DBINP		BIN conversions · (S+1, S) → (D+1, D) ↑ BCD (0 to 99999999)		3 *1	●	
BIN ↓ Floating point conversions (Single precision)	FLT		Conversion to real number · (S) → (D+1, D) ↑ BIN(-32768 to 32767)		3 *1	● *2	Page 235
	FLTP		Conversion to real number · (S+1, S) → (D+1, D) ↑ BIN(-2147483648 to 2147483647)		3 *1	● *2	
	DFLT		Conversion to real number · (S) → (D+1, D) ↑ BIN(-32768 to 32767)		3 *1	● *2	
	DFLTP		Conversion to real number · (S+1, S) → (D+1, D) ↑ BIN(-2147483648 to 2147483647)		3 *1	● *2	
BIN ↓ Floating point conversions (Double precision)	FLTD		Conversion to real number · (S) → (D+3, D+2, D+1, D) ↑ BIN(-32768 to 32767)		4	● *2	Page 237
	FLTDP		Conversion to real number · (S+1, S) → (D+3, D+2, D+1, D) ↑ BIN(-2147483648 to 2147483647)		4	● *2	
	DFLTD		Conversion to real number · (S) → (D+3, D+2, D+1, D) ↑ BIN(-32768 to 32767)		4	● *2	
	DFLTDP		Conversion to real number · (S+1, S) → (D+3, D+2, D+1, D) ↑ BIN(-2147483648 to 2147483647)		4	● *2	

\*1: The number of basic steps is two for the Universal model QCPU and LCPU only.

\*2: The subset is effective only with Universal model QCPU and LCPU.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description	
Floating point ↓ BIN conversions (Single precision)	INT		Conversion to BIN (S+1, S) → (D) Real number (-32768 to 32767)		3	*1 ●	Page 238	
	INTP				*1	*2		
	DINT		Conversion to BIN (S+1, S) → (D+1, D) Real number (-2147483648 to 2147483647)		3	●		
	DINTP				*1	*2		
Floating point ↓ BIN conversions (Double precision)	INTD		Conversion to BIN (S+3, S+2, S+1, S) → (D) Real number (-32768 to 32767)		3	●	Page 240	
	INTDP					*2		
	DINTD		Conversion to BIN (S+3, S+2, S+1, S) → (D+1, D) Real number (-2147483648 to 2147483647)		3	●		
	DINTDP					*2		
BIN 16-bit ↑ 32-bit conversion	DBL		Conversion (S) → (D+1, D) BIN (-32768 to 32767)		3	-	Page 242	
	DBLP							
	WORD	WORD		Conversion (S+1, S) → (D) BIN (-32768 to 32767)		3	-	Page 243
		WORDP						
BIN ↓ Gray code conversions	GRY		Conversion to gray code (S) → (D) BIN (-32768 to 32767)		3	-	Page 244	
	GRYP							
	DGRY		Conversion to gray code (S+1, S) → (D+1, D) BIN (-2147483648 to 2147483647)		3	-		
	DGRYP							
Gray code ↓ BIN conversions	GBIN		Conversion to BIN data (S) → (D) Gray code (-32768 to 32767)		3	-	Page 245	
	GBINP							
	DGBIN		Conversion to BIN data (S+1, S) → (D+1, D) Gray code (-2147483648 to 2147483647)		3	-		
	DGBINP							

\*1: The number of basic steps is two for the Universal model QCPU and LCPU only.

\*2: The subset is effective only with Universal model QCPU and LCPU.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Complement to 2	NEG		$\cdot \overline{(D)} \rightarrow (D)$ BIN data		2	-	Page 246
	NEGP						
	DNEG		$\cdot \overline{(D+1, D)} \rightarrow (D+1, D)$ BIN data		2	-	
	DNEGP						
	ENEG		$\cdot \overline{(D+1, D)} \rightarrow (D+1, D)$ Real number data		2	-	Page 248
	ENEGP						
	EDNEG		$\cdot \overline{(D+3, D+2, D+1, D)} \rightarrow (D+3, D+2, D+1, D)$ Real number data		3	-	Page 249
	EDNEGP						
Block conversion	BKBCD		• Batch converts BIN data n points from (S) to BCD data and stores the result from (D) onward.		4	-	Page 250
	BKBCDP						
	BKBIN		• Batch converts BCD data n points from (S) to BIN data and stores the result from (D) onward.		4	-	Page 251
	BKBINP						
Floating-point Single precision ↓ Double precision	ECON		• Conversion to double precision $\cdot (S+1, S) \rightarrow (D+3, D+2, D+1, D)$ 32-bit floating-point real number		3	-	Page 253
	ECONP						
Floating-point Double precision ↓ Single precision	EDCON		• Conversion to single precision $\cdot (S+3, S+2, S+1, S) \rightarrow (D+1, D)$ 64-bit floating-point real number		3	-	Page 254
	EDCONP						



## 2.4.4 Data transfer instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
16-bit data transfer	MOV		$(S) \longrightarrow (D)$		*1	●	Page 256
	MOVP						
32-bit data transfer	DMOV		$(S+1, S) \longrightarrow (D+1, D)$		*2	●	Page 257
	DMOVP						
Floating decimal point data transfer (Single precision)	EMOV		$(S+1, S) \longrightarrow (D+1, D)$ Real number data		*2	●	Page 257
	EMOVP					*3	
Floating decimal point data transfer (Double precision)	EDMOV		$(S+3, S+2, S+1, S) \longrightarrow (D+3, D+2, D+1, D)$ Real number data		2	●	Page 258
	EDMOVP					*3	
Character string data transfer	\$MOV		• Transfers character string designated by (S) to device designated by (D) onward.		3	-	Page 259
	\$MOVP						
16-bit data negation transfer	CML		$(\overline{S}) \longrightarrow (D)$		*1	●	Page 261
	CMLP						
32-bit data negation transfer	DCML		$(\overline{S+1, S}) \longrightarrow (D+1, D)$		*2	●	Page 263
	DCMLP						
Block transfer	BMOV				4	●	Page 266
	BMOVP						
Identical 16-bit data block transfers	FMOV				4	●	Page 266
	FMOVP						
Identical 32-bit data block transfers	DFMOV				4	●	Page 268
	DFMOVP						
16-bit data exchange	XCH		$(D1) \longleftrightarrow (D2)$		3	●	Page 268
	XCHP						
32-bit data exchange	DXCH		$(D1+1, D1) \longleftrightarrow (D2+1, D2)$		3	●	Page 268
	DXCHP						

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Block data exchange	BXCH				4	-	Page 271
	BXCHP						
Exchange of upper and lower bytes	SWAP				3	-	Page 273
	SWAPP						

\*1: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
QCPU LCPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K4, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	2
	Devices other than above	3 Note 1)

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

\*2: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	3
	Devices other than above	3 Note 1)
Basic model QCPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.</li> <li>• Constant: No limitations (The number of steps is 3 when the above device + constant are used.)</li> </ul>	2
	Devices other than above	3 Note 1)
Universal model QCPU LCPU	All devices that can be used	2 Note 1)

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

\*3: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
QCPU LCPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K4, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	2
	Devices other than above	3 Note 1)

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

## 2.4.5 Program branch instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Jump	CJ		• Jumps to Pn when input conditions are met.		2	●	Page 274
	SCJ		• Jumps to Pn from the scan after the meeting of input condition.		2	●	
	JMP		• Jumps unconditionally to Pn.		2	●	
	GOEND		• Jumps to END instruction when input condition is met.		1	-	Page 277

## 2.4.6 Program execution control instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Disable interrupts	DI		• Prohibits the running of an interrupt program.		1	-	Page 278
Enable interrupts	EI		• Resets interrupt program execution prohibition.		1	-	
Interrupt disable/enable setting	IMASK		• Inhibits or permits interrupts for each interrupt program.		2	-	
Return	IRET		• Returns to sequence program from an interrupt program.		1	-	Page 284

## 2.4.7 I/O refresh instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
I/O Refresh	RFS		• Refreshes the relevant I/O area during scan.		3	-	Page 285
	RFSP						

## 2.4.8 Other convenient instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Up/Down counter	UDCNT1				4	-	Page 287
	UDCNT2				4	-	Page 289
Teaching timer	TTMR		<ul style="list-style-type: none"> <li>• (Time that TTMR is ON) × n → (D)</li> <li>n=0:1, n=1:10, n=2:100</li> </ul>		3	-	Page 291
Special timer	STMR		<ul style="list-style-type: none"> <li>• The 4 points from the bit device designated by (D) operate as shown below, depending on the ON/OFF status of the input conditions for the STMR instruction:</li> <li>(D)+0: Off delay timer output</li> <li>(D)+1: One shot after off timer output</li> <li>(D)+2: One shot after on timer output</li> <li>(D)+3: On delay and off delay timer output</li> </ul>		3	-	Page 292
Shortest direction control	ROTC		<ul style="list-style-type: none"> <li>• Rotates a rotary table with n1 divisions from the stop position to the position designated by (S+1) in the shortest direction.</li> </ul>		5	-	Page 294
Ramp signal	RAMP		<ul style="list-style-type: none"> <li>• Changes device data designated by D1 from n1 to n2 in n3 scans.</li> </ul>		6	-	Page 296
Pulse density	SPD		<ul style="list-style-type: none"> <li>• Counts the pulse input from the device designated by (S) for the duration of time designated by n, and stores the count in the device designated by (D).</li> </ul>		4	-	Page 298
Pulse output	PLSY		<ul style="list-style-type: none"> <li>• (n1)Hz → (D)</li> <li>Output n2 times</li> </ul>		4	-	Page 300
Pulse width modulation	PWM				4	-	Page 301
Matrix input	MTR		<ul style="list-style-type: none"> <li>• Reads data of 16 points × n rows from the devices starting from the one specified by (S), and stores them to the devices starting from the one specified by (D2).</li> </ul>		5	-	Page 302

# 2.5 Application Instructions

## 2.5.1 Logical operation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Logical product	WAND		$(D) \wedge (S) \rightarrow (D)$		3	●	Page 306
	WANDP		$(D) \wedge (S) \rightarrow (D)$		3	●	Page 306
	WAND		$(S1) \wedge (S2) \rightarrow (D)$		4	●	Page 308
	WANDP		$(S1) \wedge (S2) \rightarrow (D)$		*1	●	Page 308
	DAND		$(D+1, D) \wedge (S+1, S) \rightarrow (D+1, D)$		*2	●	Page 306
	DANDP		$(D+1, D) \wedge (S+1, S) \rightarrow (D+1, D)$		*2	●	Page 306
	DAND		$(S1+1, S1) \wedge (S2+1, S2) \rightarrow (D+1, D)$		*3	●	Page 308
	DANDP		$(S1+1, S1) \wedge (S2+1, S2) \rightarrow (D+1, D)$		*3	●	Page 308
	BKAND			$(S1) \wedge (S2) \rightarrow (D)$		5	-
BKANDP			$(S1) \wedge (S2) \rightarrow (D)$		5	-	Page 310
Logical sum	WOR		$(D) \vee (S) \rightarrow (D)$		3	●	Page 312
	WORP		$(D) \vee (S) \rightarrow (D)$		3	●	Page 312
	WOR		$(S1) \vee (S2) \rightarrow (D)$		4	●	Page 314
	WORP		$(S1) \vee (S2) \rightarrow (D)$		*1	●	Page 314
	DOR		$(D+1, D) \vee (S+1, S) \rightarrow (D+1, D)$		*2	●	Page 312
	DORP		$(D+1, D) \vee (S+1, S) \rightarrow (D+1, D)$		*2	●	Page 312
	DOR		$(S1+1, S1) \vee (S2+1, S2) \rightarrow (D+1, D)$		*3	●	Page 314
	DORP		$(S1+1, S1) \vee (S2+1, S2) \rightarrow (D+1, D)$		*3	●	Page 314
	BKOR			$(S1) \vee (S2) \rightarrow (D)$		5	-
BKORP			$(S1) \vee (S2) \rightarrow (D)$		5	-	Page 316
Exclusive OR	WXOR		$(D) \nabla (S) \rightarrow (D)$		3	●	Page 318
	WXORP		$(D) \nabla (S) \rightarrow (D)$		3	●	Page 318
	WXOR		$(S1) \nabla (S2) \rightarrow (D)$		4	●	Page 320
	WXORP		$(S1) \nabla (S2) \rightarrow (D)$		*1	●	Page 320
	DXOR		$(D+1, D) \nabla (S+1, S) \rightarrow (D+1, D)$		*2	●	Page 318
	DXORP		$(D+1, D) \nabla (S+1, S) \rightarrow (D+1, D)$		*2	●	Page 318

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Exclusive OR	DXOR		$(S1+1, S1) \vee (S2+1, S2) \rightarrow (D+1, D)$		*3	●	Page 320
	DXORP						
	BKXOR				5	-	Page 322
	BKXORP						
NON exclusive logical sum	WXNR		$(D) \vee (S) \rightarrow (D)$		3	●	Page 324
	WXNRP						
	WXNR		$(S1) \vee (S2) \rightarrow (D)$		4	●	Page 326
	WXNRP				*1		
	DXNR		$(D+1, D) \vee (S+1, S) \rightarrow (D+1, D)$		*2	●	Page 324
	DXNRP						
	DXNR		$(S1+1, S1) \vee (S2+1, S2) \rightarrow (D+1, D)$		*3	●	Page 326
	DXNRP						
	BKXNR				5	-	Page 328
	BKXNRP						

\*1: The number of basic steps is three for the Universal model QCPU and LCPU only.

\*2: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	5 Note 1)
	Devices other than above	3 Note 2)
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	3 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

\*3: The number of steps may vary depending on the device and type of CPU module being used.

Component	Device	Number of Steps
High Performance model QCPU Process CPU Redundant CPU	<ul style="list-style-type: none"> <li>• Word device: Internal device (except for file register ZR)</li> <li>• Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing.</li> <li>• Constant: No limitations</li> </ul>	6 Note 1)
	Devices other than above	4 Note 2)
Basic model QCPU Universal model QCPU LCPU	All devices that can be used	4 Note 2)
		3 Note 2)

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.

Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

## 2.5.2 Rotation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Right rotation	ROR				3	●	Page 330
	RORP		Right rotation by n bits Carry flag				
	RCR				3	●	
	RCRP		Right rotation by n bits Carry flag				
Left rotation	ROL				3	●	Page 333
	ROLP		Carry flag Left rotation by n bits				
	RCL				3	●	
	RCLP		Carry flag Left rotation by n bits				
Right rotation	DROR				3	●	Page 335
	DRORP		Right rotation by n bits Carry flag				
	DRCR				3	●	
	DRCRP		Right rotation by n bits Carry flag				

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Left rotation	DROL		<p>SM700 <math>(D+1)</math> b31 to b16 b15 to b0 Carry flag Left rotation by n bits</p>		3	●	Page 337
	DROLP						
	DRCL		<p>SM700 <math>(D+1)</math> b31 to b16 b15 to b0 Carry flag Left rotation by n bits</p>		3	●	
	DRCLP						

### 2.5.3 Shift instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
n-bit shift of 16-bit data	SFR		<p>b15 bn b0 Carry flag SM700 b15 b0 0 to 0</p>		3	●	Page 339
	SFRP						
	SFL		<p>b15 bn b0 Carry flag SM700 b15 b0 0 to 0</p>		3	●	
	SFLP						
1-bit shift of n-bit data	BSFR		<p>n (D) Carry flag SM700 0</p>		3	-	Page 341
	BSFRP						
	BSFL		<p>n (D) Carry flag SM700 0</p>		3	-	
	BSFLP						



Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
n-bit shift of n-bit data	SFTBR				4	-	Page 343
	SFTBRP						
	SFTBL				4	-	
	SFTBLP						
1-word shift of n-words data	DSFR				3	●	Page 345
	DSFRP						
	DSFL				3	●	
	DSFLP						
n-words shift of n-words data	SFTWR				4	-	Page 346
	SFTWRP						
	SFTWL				4	-	
	SFTWLP						

## 2.5.4 Bit processing instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Bit set/reset	BSET				3	●	Page 349
	BSETP				3	●	
	BRST				3	●	
	BRSTP				3	●	
Bit tests	TEST				4	-	Page 350
	TESTP				4	-	
	DTEST				4	-	
	DTESTP				4	-	
Batch reset of bit devices	BKRST				3	-	Page 352
	BKRSTP				3	-	

## 2.5.5 Data processing instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Data searches	SER				5	-	Page 354
	SERP				5	-	
	DSER				5	-	
	DSERP				5	-	

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Bit checks	SUM				3	●	Page 356
	SUMP						
	DSUM				3	●	
	DSUMP						
Decode	DECO				4	-	Page 358
	DECOP						
Encode	ENCO				4	-	Page 359
	ENCOP						
7-segment decode	SEG				3	●	Page 360
	SEGP						
Separating and linking	DIS		<ul style="list-style-type: none"> <li>Separates 16-bit data designated by (S) into 4-bit units, and stores at the lower 4 bits of n points from (D). (<math>n \leq 4</math>)</li> </ul>		4	-	Page 362
	DISP						
	UNI		<ul style="list-style-type: none"> <li>Links the lower 4 bits of n points from the device designated by (S) and stores at the device designated by (D). (<math>n \leq 4</math>)</li> </ul>		4	-	Page 363
	UNIP						
	NDIS		<ul style="list-style-type: none"> <li>Separates the data in the devices starting from the one specified by (S1) into bits specified by the devices from (S2), and stores them to the devices starting from the one specified by (D).</li> </ul>		4	-	Page 365
	NDISP						
	NUNI		<ul style="list-style-type: none"> <li>Links the data in the devices starting from the one specified by (S1) with bits specified by the devices from (S2), and stores them to the devices starting from the one specified by (D).</li> </ul>		4	-	Page 368
	NUNIP						
	WTOB		<ul style="list-style-type: none"> <li>Breaks n points of 16-bit data from the device designated by (S) into 8-bit units, and stores in sequence at the device designated by (D).</li> </ul>		4	-	Page 368
	WTOBP						
	BTOW		<ul style="list-style-type: none"> <li>Links the lower 8 bits of 16-bit data of n points from the device designated by (S) into 16-bit units, and stores in sequence at the device designated by (D).</li> </ul>		4	-	Page 368
	BTOWP						

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Search	MAX		• Searches the data of n points from the device designated by (S) in 16-bit units, and stores the maximum value at the device designated by (D).		4	-	Page 371
	MAXP						
	MIN		• Searches the data of n points from the device designated by (S) in 16-bit units, and stores the minimum value at the device designated by (D).				Page 373
	MINP						
	DMAX		• Searches the data of 2n points from the device designated by (S) in 32-bit units, and stores the maximum value at the device designated by (D).				Page 371
	DMAXP						
	DMIN		• Searches the data of 2n points from the device designated by (S) in 32-bit units, and stores the minimum value at the device designated by (D).				Page 373
	DMINP						
Sort	SORT	 <ul style="list-style-type: none"> <li>• S2: Number of comparisons to be made during a single run</li> <li>• D1: Device to be turned ON at the completion of sort</li> <li>• D2: For system use</li> </ul>	• Sorts data of n points from device designated by (S1) in 16-bit units. (n x (n-1)/2 scans required)		6	-	Page 375
	DSORT	 <ul style="list-style-type: none"> <li>• S2: Number of comparisons to be made during a single run</li> <li>• D1: Device to be turned ON at the completion of sort</li> <li>• D2: For system use</li> </ul>	• Sorts data of 2n points from device designated by (S1) in 32-bit units. (n x (n-1)/2 scans required)				
Total value calculations	WSUM		• Adds 16 bit BIN data of n points from the device specified by (S), and stores it in the device specified by (D).		4	-	Page 378
	WSUMP						
	DWSUM		• Adds 32 bit BIN data of n points from the device specified by (S), and stores it in the device specified by (D).				Page 379
	DWSUMP						
Calculation of averages	MEAN		• Calculates the mean of n-point devices (in 16-bit units) starting from the device specified by (S), and then stores the result into the device specified by (D).		4	-	Page 381
	MEANP						
	DMEAN		• Calculates the mean of n-point devices (in 32-bit units) starting from the device specified by (S), and then stores the result into the device specified by (D).				
	DMEANP						



















## 2.5.6 Structure creation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps		See for Description
					Number of Basic Steps	Subset	
Number of repeats	FOR		• Executes n times between the <b>FOR</b> and <b>NEXT</b> .		2	-	Page 383
	NEXT				1	-	
	BREAK		• Forcibly ends the execution of the <b>FOR</b> to <b>NEXT</b> cycle and jumps pointer Pn.		3	-	Page 385
	BREAKP						
Subroutine program calls	CALL		• Executes subroutine program Pn when input condition is met. (S1 to Sn are arguments sent to subroutine program. n ≦ 5)		*1	●	Page 386
	CALLP				*3		
	RET		• Returns from subroutine program		1	-	Page 390
	FCALL		• Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. n ≦ 5)		*1	-	Page 391
	FCALLP				*2		
	ECALL		• Executes subroutine program Pn from within designated program name when input condition is met. (S1 to Sn are arguments sent to subroutine program. n ≦ 5)		*2	-	Page 395
	ECALLP				*3		

\*1: n indicates number of arguments for subroutine program.

\*2: n indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).

\*3: The subset is effective only with the Universal model QCPU and LCPU.

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Subroutine program calls	EFCALL	  * :File name	<ul style="list-style-type: none"> <li>Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. <math>N \leq 5</math>)</li> </ul>		*2 3 + n	-	Page 399
	EFCALLP	  * :File name					
	XCALL		<ul style="list-style-type: none"> <li>Executes subroutine program Pn when input condition is met.</li> <li>Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. <math>N \leq 5</math>)</li> </ul>		*1 2 + n	-	Page 404
Select refresh	COM		<ul style="list-style-type: none"> <li>Performs auto refresh of intelligent function modules, link refresh, auto refresh of CPU shared memory, and communications with peripherals.</li> </ul>		1	-	Page 407
	CCOM		<ul style="list-style-type: none"> <li>Performs auto refresh of intelligent function modules, auto refresh of CPU shared memory, and communications with peripherals after the input conditions are met.</li> </ul>		1	-	Page 412
	CCOMP				1	-	Page 409
Fixed indexing	IX		<ul style="list-style-type: none"> <li>Perform indexing for individual devices used in device indexing ladder.</li> </ul>		2	-	Page 413
	IXEND			1	-		
	IXDEV		<ul style="list-style-type: none"> <li>Stores indexing value used for indexing performed between the <b>IX</b> and <b>IXEND</b> to the device designated by D or later.</li> </ul>		1	-	Page 416
	IXSET	 Designates indexing value.			3	-	

\*1: n indicates number of arguments for subroutine program.

\*2: n indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).

## 2.5.7 Data table operation instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Data table processing	FIFW		(S)  (D) Pointer Pointer + 1		3	-	Page 418
	FIFWP		Device at pointer + 1				
	FIFR		(S) Pointer Pointer - 1 (D)		3	-	Page 419
	FIFRP						
	FPOP		(S) Pointer Pointer - 1 (D)		3	-	Page 421
	FPOPP		Device at pointer + 1				
	FDEL		(S) Pointer Pointer - 1 (D)		4	-	Page 423
	FDELP		Designated by n				
	FINS		(S)  (D) Pointer Pointer + 1		4	-	
	FINSP		Designated by n				

## 2.5.8 Buffer memory access instructions





Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Data read	FROM	$\overline{\text{FROM}} \quad n1 \quad n2 \quad D \quad n3$	• Reads data in 16-bit units from an intelligent function module.		5	-	Page 426
	FROMP	$\overline{\text{FROMP}} \quad n1 \quad n2 \quad D \quad n3$					
	DFRO	$\overline{\text{DFRO}} \quad n1 \quad n2 \quad D \quad n3$	• Reads data in 32-bit units from an intelligent function module.		5	-	
	DFROP	$\overline{\text{DFROP}} \quad n1 \quad n2 \quad D \quad n3$					
Data write	TO	$\overline{\text{TO}} \quad n1 \quad n2 \quad S \quad n3$	• Writes data in 16-bit units to an intelligent function module.		5	-	Page 428
	TOP	$\overline{\text{TOP}} \quad n1 \quad n2 \quad S \quad n3$					
	DTO	$\overline{\text{DTO}} \quad n1 \quad n2 \quad S \quad n3$	• Writes data in 32-bit units to an intelligent function module.		5	-	
	DTOP	$\overline{\text{DTOP}} \quad n1 \quad n2 \quad S \quad n3$					

## 2.5.9 Display instructions

















Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
ASCII print	PR	* When SM701 is OFF $\overline{\text{PR}} \quad S \quad D$	• Outputs ASCII code of 8 points (16 characters) from device designated by (S) to output module.		3	-	Page 432
	PR	* When SM701 is ON $\overline{\text{PR}} \quad S \quad D$	• Outputs ASCII code from device designated by (S) to 00 <sub>H</sub> to output module.				
	PRC	$\overline{\text{PRC}} \quad S \quad D$	• Converts comments from device designated by (S) to ASCII code and outputs to output module.				Page 434
Reset	LEDR	$\overline{\text{LEDR}}$	• Resets annunciator and LED indicator display.		1	-	Page 437



## 2.5.10 Debugging and failure diagnosis instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps		See for Description
					Number of Basic Steps	Subset	
Checks	CHKST		<ul style="list-style-type: none"> <li>The CHK instruction is executed when CHKST is executable.</li> <li>Jumps to the step following the CHK instruction when CHKST is in a non-executable status.</li> </ul>		1	-	Page 440
	CHK		<ul style="list-style-type: none"> <li>During normal conditions → SM80 : OFF, SD80 : 0</li> <li>During abnormal conditions → SM80 : ON, SD80 : Failure No.</li> </ul>				
	CHKCIR		<ul style="list-style-type: none"> <li>Starts update in ladder pattern being checked by the CHK instruction.</li> </ul>		1	-	Page 444
	CHKEND		<ul style="list-style-type: none"> <li>Ends update in ladder pattern being checked by the CHK instruction.</li> </ul>				

## 2.5.11 Character string processing instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps		See for Description
					Number of Basic Steps	Subset	
BIN ↓ Decimal ASCII	BINDA		<ul style="list-style-type: none"> <li>Converts 1-word BIN value designated by (S) to a 5-digit, decimal ASCII value, and stores it at the word device designated by (D).</li> </ul>		3	-	Page 447
	BINDAP						
	DBINDA		<ul style="list-style-type: none"> <li>Converts 2-word BIN value designated by (S) to a 10-digit, decimal ASCII value, and stores it at word devices following the word device number designated by (D).</li> </ul>		3	-	
	DBINDAP						
BIN ↓ Hexadecimal ASCII	BINHA		<ul style="list-style-type: none"> <li>Converts 1-word BIN value designated by (S) to a 4-digit, hexadecimal ASCII value, and stores it at a word device following the word device number designated by (D).</li> </ul>		3	-	Page 449
	BINHAP						
	DBINHA		<ul style="list-style-type: none"> <li>Converts 2-word BIN value designated by (S) to an 8-digit, hexadecimal ASCII value, and stores it at word devices following the word device number designated by (D).</li> </ul>		3	-	
	DBINHAP						

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BCD ↓ Decimal ASCII	BCDDA		• Converts 1-word BCD value designated by (S) to a 4-digit, decimal ASCII value, and stores it at a word device following the word device number designated by (D).		3	-	Page 452
	BCDDAP						
	DBCDDA		• Converts 2-word BCD value designated by (S) to an 8-digit, decimal ASCII value, and stores it at word devices following the word device number designated by (D).		3	-	
	DBCDDAP						
Decimal ASCII ↓ BIN	DABIN		• Converts a 5-digit, decimal ASCII value designated by (S) to a 1-word BIN value, and stores it at a word device number designated by (D).		3	-	Page 455
	DABINP						
	DDABIN		• Converts a 10-digit, decimal ASCII value designated by (S) to a 2-word BIN value, and stores it at a word device number designated by (D).		3	-	
	DDABINP						
Hexadecimal ASCII ↓ BIN	HABIN		• Converts a 4-digit, hexadecimal ASCII value designated by (S) to a 1-word BIN value, and stores it at a word device number designated by (D).		3	-	Page 457
	HABINP						
	DHABIN		• Converts an 8-digit, hexadecimal ASCII designated by (S) value to a 2-word BIN value, and stores it at a word device number designated by (D).		3	-	
	DHABINP						
Decimal ASCII ↓ BCD	DABCD		• Converts a 4-digit, decimal ASCII value designated by (S) to a 1-word BCD value, and stores it at a word device number designated by (D).		3	-	Page 459
	DABCDP						
	DDABCD		• Converts a 8-digit decimal ASCII value designated by (S) to a 2-word BCD value, and stores it at the word device number designated by (D).		3	-	
	DDABCDP						
Device comment read operation	COMRD		• Stores comment from device designated by (S) at a device designated by (D).		3	-	Page 461
	COMRDP						
Character string length detection	LEN		• Stores data length (number of characters) in character string designated by (S) at a device designated by (D).		3	-	Page 463
	LENP						

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
BIN ↓ Decimal character string	STR		• Converts a 1-word BIN value designated by (S2) to a decimal character string with the total number of digits and the number of decimal fraction digits designated by (S1) and stores them at a device designated by (D).		4	-	Page 465
	STRP						
	DSTR		• Converts a 2-word BIN value designated by (S2) to a decimal character string with the total number of digits and the number of decimal fraction digits designated by (S1) and stores them at a device designated by (D).		4	-	
	DSTRP						
Decimal character string ↓ BIN	VAL		• Converts a character string including decimal point designated by (S) to a 1-word BIN value and the number of decimal fraction digits, and stores them into devices designated by (D1) and (D2).		4	-	Page 469
	VALP						
	DVAL		• Converts a character string including decimal point designated by (S) to a 2-word BIN value and the number of decimal fraction digits, and stores them into devices designated by (D1) and (D2).		4	-	
	DVALP						
Floating decimal point ↓ Character string	ESTR		• Converts the 32-bit floating decimal point data designated by (S) to a character string, and stores it in devices designated by (D).		4	-	Page 472
	ESTRP						
Character string ↓ Floating decimal point	EVAL		• Converts the character string designated by (S) to a 32-bit floating decimal point data, and stores it in devices designated by (D).		3	-	Page 477
	EVALP						
Hexadecimal BIN ↓ ASCII	ASC		• Converts the 1-word BIN value at the device numbers designated by (S) to hexadecimal ASCII, and stores n characters of them at the device numbers designated by (D) and after.		4	-	Page 481
	ASCP						
ASCII ↓ Hexadecimal BIN	HEX		• Converts n hexadecimal ASCII characters of the device numbers designated by (S) and after to BIN values, and stores them at the device numbers designated by (D).		4	-	Page 483
	HEXP						

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Character string	RIGHT	— RIGHT S D n —	• Stores n characters from the end of a character string designated by (S) at the device designated by (D).		4	-	Page 485
	RIGHTP	— RIGHTP S D n —					
	LEFT	— LEFT S D n —	• Stores n characters from the beginning of a character string designated by (S) at the device designated by (D).				
	LEFTP	— LEFTP S D n —					
	MIDR	— MIDR S1 D S2 —	• Stores the designated number of characters in the character string designated by (S1) from the position designated by (S2) at the device designated by (D).		4	-	Page 487
	MIDRP	— MIDRP S1 D S2 —					
	MIDW	— MIDW S1 D S2 —	• Stores the character string of (S1) in the specified number to the character string of (D) at the position specified by (S2).				
	MIDWP	— MIDWP S1 D S2 —					
	INSTR	— INSTR S1 S2 D n —	• Searches character string (S1) from the nth character of character string (S2), and stores matched positions at (D).		5	-	Page 491
	INSTRP	— INSTRP S1 S2 D n —					
	STRINS	— STRINS S D n —	• Inserts the character string data specified by (S) to the (n)th character (insert position) from the initial character string data specified by (D).		4	-	Page 492
	STRINSP	— STRINSP S D n —					
STRDEL	— STRDEL D n1 n2 —	• Deletes the (n2) characters data specified by (D) starting from the device(insert position) specified by n1.		4	-	Page 494	
STRDELP	— STRDELP D n1 n2 —						
Floating decimal point ↓ BCD	EMOD	— EMOD S1 S2 D —	• Converts 32-bit floating decimal point data (S1) to BCD data with number of decimal fraction digits designated by (S2) , and stores at device designated by (D).		4	-	Page 496
	EMODP	— EMODP S1 S2 D —					
BCD ↓ Floating decimal point	EREXP	— EREXP S1 S2 D —	• Converts BCD data (S1) to 32-bit floating decimal point data with the number of decimal fraction digits designated by (S2), and stores at device designated by (D).		4	-	Page 498
	EREXPP	— EREXPP S1 S2 D —					

























## 2.5.12 Special function instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Trigonometric functions (Floating-point single-precision)	SIN		• $\text{Sin}(S+1, S) \longrightarrow (D+1, D)$		3	-	Page 500
	SINP						
	COS		• $\text{Cos}(S+1, S) \longrightarrow (D+1, D)$		3	-	Page 503
	COSP						
	TAN		• $\text{Tan}(S+1, S) \longrightarrow (D+1, D)$		3	-	Page 506
	TANP						
	ASIN		• $\text{Sin}^{-1}(S+1, S) \longrightarrow (D+1, D)$		3	-	Page 509
	ASINP						
	ACOS		• $\text{Cos}^{-1}(S+1, S) \longrightarrow (D+1, D)$		3	-	Page 513
	ACOSP						
	ATAN		• $\text{Tan}^{-1}(S+1, S) \longrightarrow (D+1, D)$		3	-	Page 516
	ATANP						
Trigonometric functions (Floating-point double-precision)	SIND		$\text{Sin}(S+3, S+2, S+1, S) \longrightarrow (D+3, D+2, D+1, D)$		3	-	Page 501
	SINDP						
	COSD		$\text{Cos}(S+3, S+2, S+1, S) \longrightarrow (D+3, D+2, D+1, D)$		3	-	Page 504
	COSDP						
	TAND		$\text{Tan}(S+3, S+2, S+1, S) \longrightarrow (D+3, D+2, D+1, D)$		3	-	Page 508
	TANDP						
	ASIND		$\text{Sin}^{-1}(S+3, S+2, S+1, S) \longrightarrow (D+3, D+2, D+1, D)$		3	-	Page 511
	ASINDP						
	ACOSD		$\text{Cos}^{-1}(S+3, S+2, S+1, S) \longrightarrow (D+3, D+2, D+1, D)$		3	-	Page 514
	ACOSDP						
	ATAND		$\text{Tan}^{-1}(S+3, S+2, S+1, S) \longrightarrow (D+3, D+2, D+1, D)$		3	-	Page 518
	ATANDP						

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Angles ↑ Radians conversion	RAD		• $(S+1, S) \rightarrow (D+1, D)$ Conversion from angles to radians		3	-	Page 519
	RADP						
	RADD		• $(S+3, S+2, S+1, S) \rightarrow (D+3, D+2, D+1, D)$ Conversion from angle to radian		3	-	Page 521
	RADDP						
	DEG		• $(S+1, S) \rightarrow (D+1, D)$ Conversion from radians to angles		3	-	Page 522
	DEGP						
	DEGD		• $(S+3, S+2, S+1, S) \rightarrow (D+3, D+2, D+1, D)$ Conversion from radian to angle		3	-	Page 523
	DEGDP						
Square root	SQR		• $\sqrt{(S+1, S)} \rightarrow (D+1, D)$		3	-	Page 527
	SQRP						
	SQRD		$\sqrt{(S+3, S+2, S+1, S)} \rightarrow (D+3, D+2, D+1, D)$		3	-	Page 529
	SQRDP						
Exponent operations	EXP		• $e^{(S+1, S)} \rightarrow (D+1, D)$		3	-	Page 530
	EXPP						
	EXPD		$e^{(S+3, S+2, S+1, S)} \rightarrow (D+3, D+2, D+1, D)$		3	-	Page 532
	EXPDP						
Natural logarithms	LOG		• $\text{Log}_e (S+1, S) \rightarrow (D+1, D)$		3	-	Page 534
	LOGP						
	LOGD		$\text{Log}_e(S+3, S+2, S+1, S) \rightarrow (D+3, D+2, D+1, D)$		3	-	Page 535
	LOGDP						
Expone ntiation	POW		• $(S1+1, S1)^{(S2+1, S2)} \rightarrow (D+1, D)$		4	-	Page 537
	POWP						
	POWD		• $(S1+3, S1+2, S1+1, S1)^{(S2+3, S2+2, S2+1, S2)} \rightarrow (D+3, D+2, D+1, D)$		4	-	Page 538
	POWDP						
Common logarithm	LOG10		• $\log_{10}(S+1, S) \rightarrow (D+1, D)$		3	-	Page 537
	LOG10P						
	LOG10D		• $\log_{10}(S+3, S+2, S+1, S) \rightarrow (D+3, D+2, D+1, D)$		3	-	Page 538
	LOG10DP						

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Random number generation	RND		• Generates a random number (from 0 to less than 32767) and stores it at the device designated by (D).		2	-	Page 539
	RNDP						
Random number series update	SRND		• Updates random number series according to the 16-bit BIN data stored in the device designated by (S).		2	-	Page 539
	SRNDP						
Square root	BSQR		• $\sqrt{S} \rightarrow (D)+0$ Integer part +1 Decimal fraction part		3	-	Page 540
	BSQRP						
	BDSQR		• $\sqrt{S+1, S} \rightarrow (D)+0$ Integer part +1 Decimal fraction part		3	-	Page 540
	BDSQRP						
Trigonometric functions	BSIN		• $\sin(S) \rightarrow (D)+0$ Sign +1 Integer part +2 Decimal fraction part		3	-	Page 542
	BSINP						
	BCOS		• $\cos(S) \rightarrow (D)+0$ Sign +1 Integer part +2 Decimal fraction part		3	-	Page 544
	BCOSP						
	BTAN		• $\tan(S) \rightarrow (D)+0$ Sign +1 Integer part +2 Decimal fraction part		3	-	Page 546
	BTANP						
	BASIN		• $\sin^{-1}(S) \rightarrow (D)+0$ Sign +1 Integer part +2 Decimal fraction part		3	-	Page 547
	BASINP						
	BACOS		• $\cos^{-1}(S) \rightarrow (D)+0$ Sign +1 Integer part +2 Decimal fraction part		3	-	Page 549
	BACOSP						
	BATAN		• $\tan^{-1}(S) \rightarrow (D)+0$ Sign +1 Integer part +2 Decimal fraction part		3	-	Page 551
	BATANP						

## 2.5.13 Data control instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Upper and lower limit controls	LIMIT		<ul style="list-style-type: none"> <li>When <math>(S3) &lt; (S1)</math> .....Stores value of <math>(S1)</math> at <math>(D)</math></li> </ul>		5	-	Page 553
	LIMITP		<ul style="list-style-type: none"> <li>When <math>(S1) \cong (S3) \cong (S2)</math> .....Stores value of <math>(S3)</math> at <math>(D)</math></li> <li>When <math>(S2) &lt; (S3)</math> .....Stores value of <math>(S2)</math> at <math>(D)</math></li> </ul>				
	DLIMIT		<ul style="list-style-type: none"> <li>When <math>((S3)+1, (S3)) &lt; ((S1)+1, S1)</math> ...Stores value of <math>((S1)+1, (S1))</math> at <math>((D)+1, (D))</math></li> <li>When <math>((S1)+1, (S1)) \cong ((S3)+1, (S3)) &lt; (S2+1, S2)</math> ...Stores value of <math>((S3)+1, (S3))</math> at <math>((D)+1, (D))</math></li> </ul>		5	-	
	DLIMITP		<ul style="list-style-type: none"> <li>When <math>((S2), (S2)+1) &lt; ((S3), (S3)+1)</math> ...Stores value of <math>((S2)+1, (S2))</math> at <math>((D)+1, (D))</math></li> </ul>				
Dead band controls	BAND		<ul style="list-style-type: none"> <li>When <math>(S1) \cong (S3) \cong (S2)</math>.....<math>0 \rightarrow (D)</math></li> <li>When <math>(S3) &lt; (S1)</math>.....<math>(S3)-(S1) \rightarrow (D)</math></li> <li>When <math>(S2) &lt; (S3)</math>.....<math>(S3)-(S2) \rightarrow (D)</math></li> </ul>		5	-	Page 555
	BANDP						
	DBAND		<ul style="list-style-type: none"> <li>When <math>((S1)+1, (S1)) \cong ((S3)+1, (S3)) \cong ((S2)+1, (S2))</math>.....<math>0 \rightarrow ((D)+1, (D))</math></li> <li>When <math>((S3)+1, (S3)) &lt; ((S1)+1, (S1))</math>..... <math>((S3)+1, (S3))-((S1)+1, (S1)) \rightarrow ((D)+1, (D))</math></li> </ul>		5	-	
	DBANDP		<ul style="list-style-type: none"> <li>When <math>((S2)+1, (S2)) &lt; ((S3)+1, (S3))</math>..... <math>((S3)+1, (S3))-((S2)+1, (S2)) \rightarrow ((D)+1, (D))</math></li> </ul>				
Zone controls	ZONE		<ul style="list-style-type: none"> <li>When <math>(S3) = 0</math>.....<math>0 \rightarrow (D)</math></li> <li>When <math>(S3) &gt; 0</math>.....<math>(S3)+(S2) \rightarrow (D)</math></li> <li>When <math>(S3) &lt; 0</math>.....<math>(S3)-(S1) \rightarrow (D)</math></li> </ul>		5	-	Page 558
	ZONEP						
	DZONE		<ul style="list-style-type: none"> <li>When <math>((S3)+1, (S3)) = 0</math> .....<math>0 \rightarrow ((D)+1, (D))</math></li> <li>When <math>((S3)+1, (S3)) &gt; 0</math> .....<math>((S3)+1, (S3))+((S2)+1, (S2)) \rightarrow ((D)+1, (D))</math></li> </ul>		5	-	
	DZONEP		<ul style="list-style-type: none"> <li>When <math>((S3)+1, (S3)) &lt; 0</math> .....<math>((S3)+1, (S3)) + ((S1)+1, (S1)) \rightarrow ((D)+1, (D))</math></li> </ul>				



Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Point-by-point coordinate data	SCL		<ul style="list-style-type: none"> <li>Executes scaling for the scaling conversion data (16-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.</li> </ul>		4	-	Page 560
	SCLP						
	DSCL		<ul style="list-style-type: none"> <li>Executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.</li> </ul>		4	-	
	DSCLP						
X or Y coordinate data	SCL2		<ul style="list-style-type: none"> <li>Executes scaling for the scaling conversion data (16-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.</li> </ul>		4	-	Page 563
	SCL2P						
	DSCL2		<ul style="list-style-type: none"> <li>Executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.</li> </ul>		4	-	
	DSCL2P						

## 2.5.14 Switching instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Block number switching	RSET		• Converts extension file register block number to number designated by (S).		2	-	Page 566
	RSETP						
File set	QDRSET		• Sets file names used as file registers.		*1	-	Page 567
	QDRSETP				2 +		
	QCDSET		• Sets file names used as comment files.		*1	-	Page 569
	QCDSETP				2 +		

\*1:  $n$  ([number of file name characters] / 2) indicates a step. (Decimal fractions are rounded up.)

## 2.5.15 Clock instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Read/write clock data	DATERD		• (Clock elements) → (D) +0 +1 Year +2 Month +3 Day +4 Hour +5 Minute +6 Sec. +6 Day of the week		2	-	Page 572
	DATERDP						
	DATEWR		• (D) +0 +1 Year +2 Month +3 Day +4 Hour +5 Minute +6 Sec. +6 Day of the week		2	-	Page 573
	DATEWRP						
Clock data addition/subtraction	DATE+		(S1) (S2) (D) 		4	-	Page 575
	DATE+P						
	DATE-		(S1) (S2) (D) 		4	-	Page 577
	DATE-P						




















Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Clock data translation	SECOND		(S) Hour Minute Sec. → (D) Sec. (Lower 16 bits) Sec. (Upper 16 bits)		3	-	Page 579
	SECONDP						
	HOUR		(S) Sec. (Lower 16 bits) Sec. (Upper 16 bits) → (D) Hour Minute Sec.		3	-	Page 580
	HOURP						
Date comparison	LDDT=		$\begin{matrix} \textcircled{S1} & \text{Year} \\ \textcircled{S1}+1 & \text{Month} \\ \textcircled{S1}+2 & \text{Day} \end{matrix} = \begin{matrix} \textcircled{S2} & \text{Year} \\ \textcircled{S2}+1 & \text{Month} \\ \textcircled{S2}+2 & \text{Day} \end{matrix} \rightarrow \text{Comparison operation result}$		4	-	Page 581
	ANDDT=						
	ORDT=						
	LDDT<>		$\begin{matrix} \textcircled{S1} & \text{Year} \\ \textcircled{S1}+1 & \text{Month} \\ \textcircled{S1}+2 & \text{Day} \end{matrix} <> \begin{matrix} \textcircled{S2} & \text{Year} \\ \textcircled{S2}+1 & \text{Month} \\ \textcircled{S2}+2 & \text{Day} \end{matrix} \rightarrow \text{Comparison operation result}$		4	-	
	ANDDT<>						
	ORDT<>						
	LDDT<		$\begin{matrix} \textcircled{S1} & \text{Year} \\ \textcircled{S1}+1 & \text{Month} \\ \textcircled{S1}+2 & \text{Day} \end{matrix} < \begin{matrix} \textcircled{S2} & \text{Year} \\ \textcircled{S2}+1 & \text{Month} \\ \textcircled{S2}+2 & \text{Day} \end{matrix} \rightarrow \text{Comparison operation result}$		4	-	
	ANDDT<						
	ORDT<						
	LDDT<=		$\begin{matrix} \textcircled{S1} & \text{Year} \\ \textcircled{S1}+1 & \text{Month} \\ \textcircled{S1}+2 & \text{Day} \end{matrix} <= \begin{matrix} \textcircled{S2} & \text{Year} \\ \textcircled{S2}+1 & \text{Month} \\ \textcircled{S2}+2 & \text{Day} \end{matrix} \rightarrow \text{Comparison operation result}$		4	-	
	ANDDT<=						
	ORDT<=						
	LDDT>		$\begin{matrix} \textcircled{S1} & \text{Year} \\ \textcircled{S1}+1 & \text{Month} \\ \textcircled{S1}+2 & \text{Day} \end{matrix} > \begin{matrix} \textcircled{S2} & \text{Year} \\ \textcircled{S2}+1 & \text{Month} \\ \textcircled{S2}+2 & \text{Day} \end{matrix} \rightarrow \text{Comparison operation result}$		4	-	
	ANDDT>						
	ORDT>						
	LDDT>=		$\begin{matrix} \textcircled{S1} & \text{Year} \\ \textcircled{S1}+1 & \text{Month} \\ \textcircled{S1}+2 & \text{Day} \end{matrix} >= \begin{matrix} \textcircled{S2} & \text{Year} \\ \textcircled{S2}+1 & \text{Month} \\ \textcircled{S2}+2 & \text{Day} \end{matrix} \rightarrow \text{Comparison operation result}$		4	-	
ANDDT>=							
ORDT>=							

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Clock comparison	LDTM=				4	-	Page 585
	ANDTM=						
	ORTM=						
	LDTM<>				4	-	
	ANDTM<>						
	ORTM<>						
	LDTM<				4	-	
	ANDTM<						
	ORTM<						
	LDTM<=				4	-	
	ANDTM<=						
	ORTM<=						
	LDTM>				4	-	
	ANDTM>						
	ORTM>						
LDTM>=				4	-		
ANDTM>=							
ORTM>=							

## 2.5.16 Expansion clock instructions










Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description															
Reading data of the expansion clock	S.DATERD		·(Clock elements) →(D) +0 <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>Year</td></tr> <tr><td>+1 Month</td></tr> <tr><td>+2 Day</td></tr> <tr><td>+3 Hour</td></tr> <tr><td>+4 Minute</td></tr> <tr><td>+5 Sec.</td></tr> <tr><td>+6 Day of the week</td></tr> <tr><td>+7 1/1000 sec.</td></tr> </table>	Year	+1 Month	+2 Day	+3 Hour	+4 Minute	+5 Sec.	+6 Day of the week	+7 1/1000 sec.		6	-	Page 589							
	Year																					
+1 Month																						
+2 Day																						
+3 Hour																						
+4 Minute																						
+5 Sec.																						
+6 Day of the week																						
+7 1/1000 sec.																						
SP.DATERD																						
Adding or subtracting data values of the expansion clock	S.DATE+		(S1) <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>Hour</td></tr> <tr><td>Minute</td></tr> <tr><td>Sec.</td></tr> <tr><td>—</td></tr> <tr><td>1/1000 sec.</td></tr> </table> +                     (S2) <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>Hour</td></tr> <tr><td>Minute</td></tr> <tr><td>Sec.</td></tr> <tr><td>—</td></tr> <tr><td>1/1000 sec.</td></tr> </table> →                     (D) <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>Hour</td></tr> <tr><td>Minute</td></tr> <tr><td>Sec.</td></tr> <tr><td>—</td></tr> <tr><td>1/1000 sec.</td></tr> </table>	Hour	Minute	Sec.	—	1/1000 sec.	Hour	Minute	Sec.	—	1/1000 sec.	Hour	Minute	Sec.	—	1/1000 sec.		8	-	Page 591
	Hour																					
	Minute																					
	Sec.																					
—																						
1/1000 sec.																						
Hour																						
Minute																						
Sec.																						
—																						
1/1000 sec.																						
Hour																						
Minute																						
Sec.																						
—																						
1/1000 sec.																						
SP.DATE+																						
	S.DATE-		(S1) <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>Hour</td></tr> <tr><td>Minute</td></tr> <tr><td>Sec.</td></tr> <tr><td>—</td></tr> <tr><td>1/1000 sec.</td></tr> </table> -                     (S2) <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>Hour</td></tr> <tr><td>Minute</td></tr> <tr><td>Sec.</td></tr> <tr><td>—</td></tr> <tr><td>1/1000 sec.</td></tr> </table> →                     (D) <table border="1" style="display: inline-table; vertical-align: middle;"> <tr><td>Hour</td></tr> <tr><td>Minute</td></tr> <tr><td>Sec.</td></tr> <tr><td>—</td></tr> <tr><td>1/1000 sec.</td></tr> </table>	Hour	Minute	Sec.	—	1/1000 sec.	Hour	Minute	Sec.	—	1/1000 sec.	Hour	Minute	Sec.	—	1/1000 sec.		8	-	Page 594
	Hour																					
Minute																						
Sec.																						
—																						
1/1000 sec.																						
Hour																						
Minute																						
Sec.																						
—																						
1/1000 sec.																						
Hour																						
Minute																						
Sec.																						
—																						
1/1000 sec.																						
SP.DATE-																						

## 2.5.17 Program control instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Program control instructions	PSTOP		• Places designated program in standby status.		*1	-	Page 598
	PSTOPP				2 +		
	POFF		• Turns OUT instruction coil of designated program OFF, and places program in standby status.		*1	-	Page 599
	POFFP				2 +		
	PSCAN		• Registers designated program as scan execution type.		*1	-	Page 600
	PSCANP				2 +		
	PLOW		• Registers designated program as low-speed execution type.		*1	-	Page 601
	PLOWP				2 +		
	LDPCHK		• In conduction when program of specified file name is being executed. • In non-conduction when program of specified file name is not executed.		*1	-	Page 603
	ANDPCHK				2 +		
	ORPCHK				n		

\*1: n ([number of file name characters] / 2) indicates a step. (Decimal fractions are rounded up.)

## 2.5.18 Other instructions

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
WDT reset	WDT		• Resets watchdog timer during sequence program.		1	-	Page 605
	WDTP						
Timing clock	DUTY		 (D) SM420 to SM424, SM430 to SM434		4	-	Page 606
Time check	TIMCHK		• Turns ON device specified by (D) if measured ON time of input condition is longer than preset time continuously.		4	-	Page 607

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Direct read/write operations in 1-byte units	ZRRDB	$\overline{\text{ZRRDB}} \quad n \quad D$			3	-	Page 608
	ZRRDBP	$\overline{\text{ZRRDBP}} \quad n \quad D$					
	ZRWRB	$\overline{\text{ZRWRB}} \quad n \quad S$			3	-	Page 609
	ZRWRBP	$\overline{\text{ZRWRBP}} \quad n \quad S$					
	ADRSET	$\overline{\text{ADRSET}} \quad S \quad D$			3	-	Page 611
	ADRSETP	$\overline{\text{ADRSETP}} \quad S \quad D$	Indirect address of designated device Device name				
Numerical key input from keyboard	KEY	$\overline{\text{KEY}} \quad S \quad n \quad D1 \quad D2$	<ul style="list-style-type: none"> <li>Takes in ASCII data for 8 points of input unit designated by (S), converts to hexadecimal value following device number designated by (D1), and stores.</li> </ul>		5	-	Page 612
Batch save of index register	ZPUSH	$\overline{\text{ZPUSH}} \quad D$	<ul style="list-style-type: none"> <li>Saves the contents of index registers to a location starting from the device designated by (D).</li> </ul>		2	-	Page 616
	ZPUSHP	$\overline{\text{ZPUSHP}} \quad D$					
Batch recovery of index register	ZPOP	$\overline{\text{ZPOP}} \quad D$	<ul style="list-style-type: none"> <li>Reads the data stored in the location starting from the device designated by (D) to index registers.</li> </ul>		2	-	Page 616
	ZPOPP	$\overline{\text{ZPOPP}} \quad D$					
Reading module information	UNIRD	$\overline{\text{UNIRD}} \quad n1 \quad D \quad n2$	<ul style="list-style-type: none"> <li>Reads the module information stored in the area starting from the I/O No. designated by (n) by the points designated by (n2), and stores it in the area starting from the device designated by (D).</li> </ul>		4	-	Page 618
	UNIRDP	$\overline{\text{UNIRDP}} \quad n1 \quad D \quad n2$					
Module model name read	TYPERD	$\overline{\text{TYPERD}} \quad n \quad D$	<ul style="list-style-type: none"> <li>Reads the module model name of the head I/O No. designated by (n) and stores it in the area starting from the device designated by (D).</li> </ul>		3	-	Page 622
	TYPERDP	$\overline{\text{TYPERDP}} \quad n \quad D$					
Trace set	TRACE	$\overline{\text{TRACE}}$	<ul style="list-style-type: none"> <li>Stores the trace data set with peripheral device by the number of times set when SM800, SM801 and SM802 turn on, to the sampling trace file.</li> </ul>		1	-	Page 626
Trace reset	TRACER	$\overline{\text{TRACER}}$	<ul style="list-style-type: none"> <li>Resets the data set the TRACE instruction.</li> </ul>		1	-	
Writing data to the designated file	SP.FWRITE	$\overline{\text{SP.FWRITE}} \quad U0 \quad S0 \quad D0 \quad S1 \quad S2 \quad D1$	<ul style="list-style-type: none"> <li>Writes data to the designated file.</li> </ul>		11	-	Page 628
Reading data from designated file	SP.FREAD	$\overline{\text{SP.FREAD}} \quad U0 \quad S0 \quad D0 \quad S1 \quad S2 \quad D1$	<ul style="list-style-type: none"> <li>Reads data from the designated file.</li> </ul>		11	-	Page 638
Writing data to standard ROM	S.DEVST	$\overline{\text{S.DEVST}} \quad n1 \quad S \quad n2 \quad D$	<ul style="list-style-type: none"> <li>Writes data to the device data storage file in the standard ROM.</li> </ul>		9	-	Page 649

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Reading data from standard ROM	S.DEVLD		• Reads data from the device data storage file in the standard ROM.		8	-	Page 651
	SP.DEVLD						
Loading program from memory	PLOADP		• Transfers the program stored in a memory card or standard memory (other than drive 0) to drive 0 and places the program in standby status.		3	-	Page 652
Unloading program from program memory	PUNLOADP		• Deletes the standby program stored in standard memory (drive 0).		3	-	Page 654
Load + Unload	PSWAPP		• Deletes standby program stored in standard memory (drive 0) designated by (S1). Then, transfers the program stored in a memory card or standard memory (other than drive 0) designated by (S2) to drive 0 and places it in standby status.		4	-	Page 656
High-speed block transfer of file register	RBMOV		• Transfers n points of 16-bit data from the device designated by (S) to the devices of n points starting from the one designated by (D).		4	-	Page 658
	RBMOVP						
User message	UMSG		• Displays the specified character strings on the display unit as a user message.		2	-	Page 662



## 2.6 Instructions for Data Link

### 2.6.1 Instructions for Network refresh













Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Link instruction: Network refresh	S.ZCOM	$\overline{\text{S.ZCOM}} \text{ Jn}$	Refreshes the designated network.		5	-	Page 665
	SP.ZCOM	$\overline{\text{SP.ZCOM}} \text{ Jn}$					
	S.ZCOM	$\overline{\text{S.ZCOM}} \text{ Un}$					
	SP.ZCOM	$\overline{\text{SP.ZCOM}} \text{ Un}$					

### 2.6.2 Instructions for Reading/Writing Routing Information









Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Reading routing information	S.RTREAD	$\overline{\text{S.RTREAD}} \text{ n D}$	Reads data set at routing parameters.		7	-	Page 669
	SP.RTREAD	$\overline{\text{SP.RTREAD}} \text{ n D}$					
Registering routing information	S.RTWRITE	$\overline{\text{S.RTWRITE}} \text{ n S}$	Writes routing information to the area designated by routing parameters.		8	-	Page 670
	SP.RTWRITE	$\overline{\text{SP.RTWRITE}} \text{ n S}$					

## 2.7 Multiple CPU dedicated instruction

### 2.7.1 Instructions for Writing to the CPU Shared Memory of Host CPU





Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Write to host CPU shared memory	S. TO		• Writes device data of the host station to the host CPU shared memory.		5	-	Page 673
	SP. TO						
	TO		• Writes device data of the host station to the host CPU shared memory.		5	-	Page 676
	TOP						
	DTO		• Writes device data of the host station to the host CPU shared memory in 32-bit units.		5	-	
	DTOP						

### 2.7.2 Instructions for Reading from the CPU Shared Memory of Another CPU

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps	Subset	See for Description
Read from other CPU shared memory	FROM		• Reads device data from the other CPU shared memories, and stores the data in the host station.		5	-	Page 681
	FROMP						
	DFRO		• Reads device data from the other CPU shared memories in 32-bit units, and stores the data in the host station.		5	-	
	DFROP						


## 2.8 Multiple CPU high-speed transmission dedicated instruction

### 2.8.1 Instructions for Multiple CPU high-speed transmission

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps		See for Description
						Subset	
Writing Devices to Another CPU	D.DDWR	$\overline{\text{D.DDWR}} \quad n \quad \text{S1} \quad \text{S2} \quad \text{D1} \quad \text{D2}$	In multiple CPU system, data stored in a device specified by host CPU (S2) or later is stored by the number of write points specified by (D2+1) into a device specified by another CPU (n) (D1) or later		10	-	Page 696
	DP.DDWR	$\overline{\text{DP.DDWR}} \quad n \quad \text{S1} \quad \text{S2} \quad \text{D1} \quad \text{D2}$			10	-	
Reading Devices from Another CPU	D.DDRD	$\overline{\text{D.DDRD}} \quad n \quad \text{S1} \quad \text{S2} \quad \text{D1} \quad \text{D2}$	In multiple CPU system, data stored in a device specified by another CPU (n) (D1) or later is stored by the number of read points specified by (S1)+1 into a device specified by host CPU (S2) or late		10	-	Page 699
	DP.DDRD	$\overline{\text{DP.DDRD}} \quad n \quad \text{S1} \quad \text{S2} \quad \text{D1} \quad \text{D2}$			10	-	

## 2.9 Redundant system instructions (For Redundant CPU)

### 2.9.1 Instructions for Redundant system (For Redundant CPU)

Category	Instruction Symbol	Symbol	Processing Details	Execution Condition	Number of Basic Steps		See for Description
						Subset	
System switching	SP.CONT SW	$\overline{\text{SP.CONTSW}} \quad \text{S} \quad \text{D}$	Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction.		8	-	Page 703

# CHAPTER 3 CONFIGURATION OF INSTRUCTIONS

## 3.1 Configuration of Instructions

Most CPU module instructions consist of an instruction part and a device part.

Each part is used for the following purpose:

- Instruction part.....indicates the function of the instruction.
- Device part.....indicates the data that is to be used with the instruction.

The device part is classified into source data, destination data, and number of devices.

(1) Source (S)

(a) Source is the data used for operations.


(b) The following source types are available, depending on the designated device:

- Constant ..... Designates a numeric value to be used in the operation.  
This is set when the program is created, and cannot be changed during the execution of the program.  
Constants should be indexed when used as variable data.
- Bit devices and word devices ..... Designates the device that stores the data to be used in the operation.  
Data must be stored in the designated device until the operation is executed.  
By changing the data stored in a designated device during program execution, the data to be used in the instruction can be changed.

(2) Destination (D)

(a) The destination stores the data after the operation has been conducted. However, some instructions require storing the data to be used in an operation at the destination prior to the operation execution.

**Example** An addition instruction involving BIN 16-bit data




(b) A device for the data storage must always be set to the destination.

(3) Number of devices and number of transfers (n)

(a) The number of devices and number of transfers designate the numbers of devices and transfers used by instructions involving multiple devices.


**Example** Block transfer instruction



(b) The number of devices or number of transfers can be set between 0 and 32767. However, if the number is 0, the instruction will be a no-operation instruction.

# 3.2 Designating Data

The following six types of data can be used with CPU module instructions.




## 3.2.1 Using bit data

Bit data is data used in one-bit units, such as for contacts or coils.

"Bit devices" and "Bit designated word devices" can be used as bit data.


(1) When using bit devices

Bit devices are designated in one-point units.



(2) Using word devices


(a) Word devices enable the use of a designated bit number 1/0 as bit data by the designation of that bit number.



(b) Word device bit designation is done by designating "  .  ".

(Designation of bit numbers is done in hexadecimal.)

For example, bit 5 (b5) of D0 is designated as D0.5, and bit 10 (b10) of D0 is designated as D0.A. However, there can be no bit designation for timers (T), retentive timers (ST), counters (C) or index register (Z). (Example Z0.0 is not available).



## 3.2.2 Using word (16 bits) data

Word data is 16-bit numeric data used by basic instructions and application instructions.

The following two types of word data can be used with CPU module:

- Decimal constants.....K-32768 to K32767
- Hexadecimal constants.....H0000 to HFFFF

Word devices and bit devices designated by digit can be used as word data.

For direct access input (DX) and direct access output (DY), word data cannot be designated by digit. (For details of direct access input and direct access output, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

### (1) When Using Bit Devices

(a) Bit devices can deal with word data when digits are designated.

Digit designation of bit devices is done by designating " Number of digits Head number of bit device". Digit designation of bit devices can be done in 4-point (4-bit) units, and designation can be made for K1 to K4.

(For link direct devices, designation is done by "J Network No. \ Number of digits Head number of bit device".

When X100 to X10F are designated for Network No.2, it is done by J2\K4X100).

For example, if X0 is designated for digit designation, the following points would be designated:

- K1X0.....The 4 points X0 to X3 are designated.
- K2X0.....The 8 points X0 to X7 are designated.
- K3X0.....The 12 points X0 to XB are designated.
- K4X0.....The 16 points X0 to XF are designated.




Fig 3.1 Digit Designation Setting Range for 16-Bit Instruction

(b) In cases where digit designation has been made at the source (S), the numeric values shown in the following Table are those which can be dealt with as source data.

Number of Digits Designated	With 16-Bit Instruction
K1 (4 points)	0 to 15
K2 (8 points)	0 to 255
K3 (12 points)	0 to 4095
K4 (16 points)	-32768 to 32767

(c) When destination (D) data is a word device

The word device for the destination becomes 0 following the bit designated by digit designation at the source.




Fig 3.2 Ladder Example and Processing Conducted

- (d) In cases where digit designation is made at the destination (D), the number of points designated are used as the destination.

Bit devices below the number of points designated as digits do not change.





Fig 3.3 Ladder Example and Processing Conducted

(2) Using word devices

Word devices are designated in 1-point (16 bits) units.



**Point**

1. When digit designation processing is conducted, a random value can be used for the bit device initial device number.
2. Digit designation cannot be made for the direct access I/O (DX, DY).

### 3.2.3 Using double word data (32 bits)

Double word data is 32-bit numerical data used by basic instructions and application instructions.

The two types of double word data that can be dealt with by CPU module are as follows:

- Decimal constants.....K-2147483648 to K2147483647
- Hexadecimal constants.....H00000000 to HFFFFFFF

Word devices and bit devices designated by digit designation can be used as double word data.

For direct access input (DX) and direct access output (DY), designation of double word data is not possible by digit designation.

(1) When Using Bit Devices

(a) Digit designation can be used to enable a bit device to deal with double word data.

Digit designation of bit devices is done by designating

" [Number of digits] [Head number of bit device] ". For link direct devices, designation is done by

"J [Network No.] \ [Number of digits] [Head number of bit device] ". When X100 to X11F are designated for Network No.2, it is done by J2\K8X100. Digit designation of bit devices can be done in 4-point (4-bit) units, and designation can be made for K1 to K8. For example, if X0 is designated for digit designation, the following points would be designated:

- K1X0.....The 4 points X0 to X3 are designated.
- K2X0.....The 8 points X0 to X7 are designated.
- K3X0.....The 12 points X0 to XB are designated.
- K4X0.....The 16 points X0 to XF are designated.
- K5X0.....The 20 points X0 to X13 are designated.
- K6X0.....The 24 points X0 to X17 are designated.
- K7X0.....The 28 points X0 to X1B are designated.
- K8X0.....The 32 points X0 to X1F are designated.




Fig 3.4 Digit Designation Setting Range for 32-Bit Instructions

(b) In cases where digit designation has been made at the source (S), the numeric values shown in the following Table are those which can be dealt with as source data.

Number of Digits Designated	With 32 Bit Instructions	Number of Digits Designated	With 32 Bit Instructions
K1 (4 points)	0 to 15	K5 (20 points)	0 to 1048575
K2 (8 points)	0 to 255	K6 (24 points)	0 to 16777215
K3 (12 points)	0 to 4095	K7 (28 points)	0 to 268435455
K4 (16 points)	0 to 65535	K8 (32 points)	-2147483648 to 2147483647

(c) When destination (D) data is a word device

The word device for the destination becomes 0 following the bit designated by digit designation at the source.




Fig 3.5 Ladder Example and Processing Conducted



- (d) In cases where digit designation is made at the destination (D), the number of points designated are used as the destination. Bit devices below the number of points designated as digits do not change.





Fig 3.6 Ladder Example and Processing Conducted

**Point**

1. When digit designation processing is conducted, a random value can be used for the bit device initial device number.
2. Digit designation cannot be made for the direct access I/O (DX, DY).

(2) Using word devices

A word device designates devices used by the lower 16 bits of data. A 32-bit instruction uses (designation device number) and (designation device number + 1).



## 3.2.4 Using real number data


Real number data is floating decimal point data used with basic instructions and application instructions.

Only word devices are capable of storing real number data.

### (1) Single-precision floating-point data

Instructions which deal with single-precision floating-point data designate devices which are used for the lower 16 bits of data.

Single-precision floating-point data are stored in the 32 bits which make up (designated device number) and (designated device number + 1).




### Remark

In sequence programs, floating decimal point data are designated by E[ ].

Single-precision floating-point data uses two word devices and is expressed in the following manner:

$$[\text{Sign}] 1. [\text{Mantissa part}] \times 2^{[\text{Exponent part}]}$$

The bit configuration and meaning of the internal representation of single-precision floating-point data is as follows:



- **Sign** The sign is represented at b31.  
0: Positive  
1: Negative
- **Exponent part** The  $n$  of  $2^n$  is represented from b23 to b30.  
Depending on the BIN value of b23 to b30, the value of  $n$  is as follows:


b23 to b30	FFH	FEH	FDH		81	80	7FH	7EH		02	01	00
$n$	Not used	127	126		2	1	0	-1		-125	-126	Not used

- **Variable part** The 23 bits from b0 to b22, represents the XXXXXX... at binary 1.XXXXXX....

### (2) Double-precision floating-point data

Instructions which deal with double-precision floating-point data designate devices which are used for the lower 16 bits of data.

Double-precision floating-point data are stored in the 64 bits which make up (designated device number) to (designated device number + 3).




**Remark**

In sequence programs, floating decimal point data are designated by E[ ].

Double-precision floating-point data uses four word devices and is expressed in the following manner:

$$[\text{Sign}] 1. [\text{Mantissa part}] \times 2^{[\text{Exponent part}]}$$

The bit configuration and meaning of the internal representation of double-precision floating-point data is as follows:



- **Sign** The sign is represented at b63.  
0: Positive  
1: Negative
- **Exponent part** The n of 2n is represented from b52 to b62.  
Depending on the BIN value of b52 to b62, the value of n is as follows:

b52 to b62	7FFH	7FEH	7FDH			400H	3FFH	3FEH	3FDH	3FCH			02H	01H	00H
n	Not used	1023	1022			2	1	0	-1	-2			-1021	-1022	Not used

- **Variable part** The 52 bits from b0 to b51, represents the XXXXXX... at binary 1.XXXXXX....

**Point**

- The CPU module floating decimal point data can be monitored using the monitoring function of a peripheral device.
- When floating-point data is used to express 0, all data in the following range are turned to 0.
  - Single-precision floating-point data: b0 to b31
  - Double-precision floating-point data: b0 to b63
- The setting range of floating decimal point data is as follows. \*1
  - Single-precision floating-point data  
 $-2^{128} < \text{Device data} \leq -2^{126}, 0, 2^{126} \leq \text{Device data} < 2^{128}$
  - Double-precision floating-point data  
 $-2^{1024} < \text{Device data} \leq -2^{1022}, 0, 2^{1022} \leq \text{Device data} < 2^{1024}$
- Do not specify -0 in floating-point data (only when the most significant bit of the floating-point real number is 1). (An operation error will occur if floating-point operation is performed with -0.)  
 When -0 is specified, the following CPU module internally converts the value to 0 to perform a floating-point operation. Therefore an operation error does not occur.
  - The High Performance model QCPU with the internal processing set to "double precision". \*2 (Double precision is set by default for the floating-point operation processing.)
 When -0 is specified, the following CPU module performs a floating-point operation with -0, keeping its processing speed. Therefore an operation error occurs.
  - Basic model QCPU \*3
  - High Performance model QCPU where internal operation is set to single precision \*2
  - Process CPU
  - Redundant CPU
  - Universal model QCPU
  - LCPU

\*1: For operations when a real number is out of range and operations when an invalid value is input, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

\*2: Switch between single precision and double precision of the internal operation of floating-point operation in the PLC system of the PLC parameter dialog box. For the single precision and double precision of floating-point operation, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

\*3: The Basic model QCPU can perform floating-point operation if its first five digits of serial No. are "04122 or later".


## 3.2.5 Using character string data

Character string data is character data used by basic instructions and application instructions.

The target ranges from the designated character to the NULL code (00H) that indicates the end of the character string.

(1) When designated character is the NULL code


One word is used to store the NULL code.



(2) When character string is even

Uses (number of characters/2 + 1) words, and stores character string and NULL code.


For example, if "ABCD" is transferred to D0, the character string ABCD is stored at D0 and D1, and the NULL code is stored at D2. (The NULL code is stored as the last one word.)



(3) When number of characters is odd

Uses (number of characters/2) words (rounds up decimal fractions) and stores the character string and NULL code.

For example, if "ABCDE" is transferred to devices starting from D0, the character string (ABCDE) and the NULL code are stored from D0 to D2. (The NULL code is stored into the upper 8 bits of the last one word.)



# 3.3 Indexing

(1) Overview of indexing

- (a) Indexing is an indirect setting made by using an index register.

When an Indexing is used in a sequence program, the device to be used will become the device number specified directly plus the contents of the index register.

For example, if D2Z2 has been specified, the specified device is calculated as follows:  $D(2+3) = D5$  and the content of Z2 is 3 become the specified device.


- (b) Indexing with 32-bit index registers in addition to 16-bit index registers is available with the Universal model QCPU and LCPU.

(2) Indexing with 16-bit index registers

- (a) Example of indexing

Each index register can be set between -32768 and 32767.

Indexing is performed in the way shown below:



- (b) Devices to which indexing can be used

With the exception of the restrictions noted below, Indexing can be used with devices used with contacts, coils, basic instructions, and application instructions.

1) Devices to which indexing can not be used

Device	Meaning
E	Floating decimal point data
\$	Character string data
[ ]	Bit designated for word device
FX, FY, FD	Function devices
P	Pointers used as labels
I	Interrupt pointers used as labels
Z	Index register
S	Step relay
TR	SFC transfer devices*1
BL	SFC block devices*1

\*1: SFC transfer devices and SFC block devices are devices for SFC use.

Refer to the manual below for how to use these devices.


- MELSEC-Q / L / QnA Programming Manual (SFC)

2) Devices with limits for use with index registers

Device	Meaning	Application Example
T	• Only Z0 and Z1 can be used for timer contacts and coils.	
C	• Only Z0 and Z1 can be used for counter contacts and coils.	

**Remark**

For timer and counter present values, there are no limits on index register numbers used.



(c) A case where Indexing has been performed, and the actual process device, would be as follows:

(When Z0 = 20 and Z1 = -5)

Ladder Example	Actual Process Device

Fig. 3.7 Ladder Example and Actual Process Device

(3) Indexing with 32-bit (Universal model QCPU (excluding Q00UJCPU) and LCPU)

A method of specifying index registers in indexing with 32-bit can be selected from the following two methods.


- Specifying the index registers' range used for indexing with 32-bit.
- Specifying the 32-bit indexing using "ZZ" specification.

**Point**

32-bit indexing with the "ZZ" specification is only available for the following CPU modules. See the programming tool operating manual for the available programming tools.

- The first five digits of the serial No. for QnU(D)(H)CPU is "10042" or higher. (excluding Q00UJCPU)
- QnUDE(H)CPU
- LCPU

- (a) Example of specifying the range of index registers for use of 32-bit indexing.
- Each index register can be set between -2147483648 and 2147483647. An example of indexing is shown below.



2) Specification method

For indexing with a 32-bit index register, specify the head number of an index register to be used on the Device tab of the Q parameter setting screen.




Fig. 3.8 Setting windows for ZR device indexing setting parameter

**Point**

When the head number of the index register used is changed on the Device tab of the Q parameter setting screen, do not change the parameters only or do not write only the parameters into the programmable controller. Be sure to write the parameter into the programmable controller with the program. When the parameter is forced to be written into the programmable controller, an error of CAN'T EXE. PRG. occurs. (Error code: 2500)

- Device that indexing can be used  
Indexing can be used only for the device shown below.

Device	Meaning
ZR	Serial number access format file register
D	Extended data register (D)
W	Extended link register (W)

4) Usable range of index registers

The following table shows the usable range of index registers for indexing with 32-bit index registers. For indexing with 32-bit index registers, the specified index register (Zn) and the next index register of the specified register (Zn+1) are used. Be sure not to overlap index registers to be used.

Setting Value	Index Registers to be Used	Setting Value	Index Registers to be Used
Z0	Z0, Z1	Z10	Z10, Z11
Z1	Z1, Z2	Z11	Z11, Z12
Z2	Z2, Z3	Z12	Z12, Z13
Z3	Z3, Z4	Z13	Z13, Z14
Z4	Z4, Z5	Z14	Z14, Z15
Z5	Z5, Z6	Z15	Z15, Z16
Z6	Z6, Z7	Z16	Z16, Z17
Z7	Z7, Z8	Z17	Z17, Z18
Z8	Z8, Z9	Z18	Z18, Z19
Z9	Z9, Z10	Z19	Cannot be specified

5) An example of indexing and the actual process device are as follows.

(When Z0 (32-bit) = 100000 and Z2 (16-bit) = -20)





Fig. 3.9 Ladder Example and Actual Process Device

(b) Example of specifying 32-bit indexing with “ZZ” specification.

1) One index register can specify 32-bit indexing by using “ZZ” specification such as “ZR0ZZ4”.

The 32-bit indexing with “ZZ” specification is as follows.



2) Specification method

To perform 32-bit indexing by using “ZZ” specification, select “Use of ZZ” in “Indexing Setting for ZR Device” in PC parameter.




Fig. 3.10 Setting window for indexing setting parameter for ZR device

3) Device that indexing can be used

The following device is available for indexing.

Device	Meaning
ZR	Serial number access format file register
D	Extended data register (D)
W	Extended link register (W)



4) Usable range of index registers

The following table shows the usable range of index registers in 32-bit indexing used “ZZ” specification. The 32-bit indexing with “ZZ” specification is specified as the format ZRmZZn.

Specifying ZRmZZn enables Zn and Zn+1 of 32-bit values to index the device number, ZRm,

“ZZ” specification *1	Index Registers Used	“ZZ” specification *1	Index Registers Used
□ZZ0	Z0, Z1	□ZZ10	Z10, Z11
□ZZ1	Z1, Z2	□ZZ11	Z11, Z12
□ZZ2	Z2, Z3	□ZZ12	Z12, Z13
□ZZ3	Z3, Z4	□ZZ13	Z13, Z14
□ZZ4	Z4, Z5	□ZZ14	Z14, Z15
□ZZ5	Z5, Z6	□ZZ15	Z15, Z16
□ZZ6	Z6, Z7	□ZZ16	Z16, Z17
□ZZ7	Z7, Z8	□ZZ17	Z17, Z18
□ZZ8	Z8, Z9	□ZZ18	Z18, Z19
□ZZ9	Z9, Z10	□ZZ19	Not available

\*1: Refers to device name (ZR) for indexing target.

5) The 32-bit indexing used “ZZ” specification and the actual processing device are as follows.

$$(Z0 \text{ (32-bit)} = 100000.Z2 \text{ (16-bit)} = -20)$$




Fig.3.10 Ladder Example and Actual Process Device

6) Available functions for “ZZ” specification

The 32-bit indexing specification with “ZZ” specification applies in the following functions.


No.	Function Name and Description
1	Specifying devices in program instruction
2	Monitoring device registrations
3	Testing devices execution type
4	Testing devices with conditions
5	Setting monitor conditions
6	Tracing sampling (Trace point (specifying devices), trace target device)
7	Data logging function (Sampling interval (specifying devices), logging target data)

**Point**

ZZn cannot be used alone as a device like “DMOV K100000 ZZ0”. When setting values of index registers to specify 32-bit indexing with “ZZ” specification, set the value of Zn (Z0~Z19). ZZn alone cannot be input to each function.

(4) Index modification using extended data register (D) and extended link register (W)  
 (Universal model QCPU (excluding Q00UJCPU) and LCPU)


Like index modification using data register (D) and link register (W) of internal user device, a device can be specified by index modification within the range of the extended data register (D) and extended link register (W).




1) Index modification where the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W)

The specification of index modification where the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W) cannot be made.

If doing so, an error occurs when the device range check is enabled at index modification (error code: 4101).




- 2) Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W)
- Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W) will not cause an error.
- However, an error occurs if the index modification result of file register (ZR), extended data register (D), and extended link register exceeds the file register range (error code: 4101).




(5) Other index modifications

(a) Bit data


Device numbers can be index modified when performing digit designation. However, Indexing is not possible by digit designation.



(b) Both I/O numbers and buffer memory number can be performed indexing with intelligent function module devices\*1.




(c) Both network numbers and device numbers can be performed indexing with link direct devices\*1.



\*1: For the intelligent function module device, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)

(d) When indexing is used for multiple CPU shared devices\*2, indexing for the head I/O numbers of CPU modules and indexing for the CPU shared memory address are automatically executed.



\*2: For the multiple CPU shared device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)

(e) Index modification using extended data register (D) and extended link register (W) by 32 bits (Universal model QCPU(except Q00UJCPU) and LCPU.)

Like index modification using file register (ZR), index modification using extended data register (D) and extended link register (W) by 32 bits can be performed by the following two methods.

- Specifying the index registers' range used for indexing with 32-bit.
- Specifying the 32-bit indexing using "ZZ" specification.

### Point

32-bit indexing with the "ZZ" specification is only available for the following CPU modules. See the programming tool operating manual for the available programming tools.

- The first five digits of the serial No. for QnU(D)(H)CPU is "10042" or higher. (except Q00UJCPU)
- QnUDE(H)CPU
- LCPU


## (6) Cautions

(a) Performing indexing between the FOR and NEXT instructions

Pulses can be output between the FOR and NEXT instructions by use of the edge relay (V). However, pulse output using the PLS/PLF/pulse ( $\square$  P) instruction is not allowed.


[When edge relay is used]

(M0Z1 provides normal pulse output.)



[When edge relay is not used]

(M0Z1 does not provide normal pulse output.)



### Remark


The ON/OFF data of X0Z1 is stored by the edge relay V0Z1.  
For example, the ON/OFF data of X0 is stored by V0, and that of X1 by V1.

(b) Performing indexing with the CALL instruction

Pulses can be output with the CALL instruction by use of the edge relay (V). However, pulse output using the PLS/PLF/pulse (□ P) instruction is not allowed.


[When edge relay is used]

(M0Z1 provides normal pulse output.)



[When edge relay is not used]

(M0Z1 does not provide normal pulse output.)



(c) Device range check during indexing

- 1) Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

Device range checks are not conducted during indexing.

Therefore, when the data after index modification exceed the user specified device range, the data is written to another device without causing an error.

(Note, however, that when the data after index modification is written to the device for system use exceeding the user specified device range, an error occurs. (Error code: 1103))

Take extra precaution when using indexing in programming.

- 2) Universal model QCPU and LCPU

The device range is checked for indexing.

With changing the settings of the PLC parameter, the device range is not checked.

(d) Changing indexing with 16-bit index register for indexing with 32-bit index register


For changing indexing with 16-bit index register for indexing with 32-bit index register, check if the program has enough spaces for indexing.

For indexing with 32-bit index registers, the specified index register (Zn) and the next index register of the specified register (Zn+1) are used. Be sure not to overlap index registers to be used.

# 3.4 Indirect Specification

## (1) Indirect Specification

(a) Indirect specification is a method that specifies address of the device to be used in a sequence program using two word devices (two points of word device). Use indirect specification as index modification when the index register is insufficient.



(b) Specify the device to be used for specifying the address as "@ + (word device number)". For example, when @D100 is specified, the device address will be the contents of D101 and D100.

(c) The address of the device specified indirectly can be confirmed with the ADRSET instruction.

For the ADRSET instruction, refer to Page 611, Section 7.18.6.

## (2) Indirect specification available devices

The following table shows that the CPU module devices can be specified indirectly.

Device Type		Availability of Indirect Specification	Example of Indirect Specification
Internal user device	Bit device *1	N/A	_____
	Word device *1	Available	• @D100 • @D100Z2 *2
Link direct device	Bit device *1	N/A	_____
	Word device *1	Available*3	• @J1W10 • @J1Z1W10Z2 *2
Intelligent function module device		Available*3	• @U10G0 • @U10Z1G0Z2 *2
Index register		N/A	_____
File register		Available	• @R0, @ZR20000 • @R0Z1, @ZR20000Z1 *2
Extended data register (D)		Available	• @D1000 • @W1000
Extended link register (W)			
Nesting		N/A	_____
Pointer			_____
Constants			_____
Other	SFC block device		_____
	SFC transition device		_____
	Network No. specification device		_____
	I/O No. specification device		_____

\*1: For the device names, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)


\*2: Indicates when index modification by an index register is performed.

\*3: Indirect specification is possible, but the address can not be written with the ADRSET instruction.


(3) Precautions

- (a) The address for indirect specification uses two words. Therefore, to substitute indirect specification for index modification, the addition/subtraction of 32-bit data is required. The following is the ladder used for the address addition/subtraction of the device stored in D1 and D0 for indirect specification.

[To add "1" to the address of the device for indirect specification]




[To subtract "1" from the address of the device for indirect specification]



- (b) Indirect specification of extended data register (D) and extended link register (W)

Indirect specification with indirect address can be performed in the extended data register (D) and extended link register (W).

Note that when indirect specification is performed to the extended data register (D) and data register (D) in internal device or to the extended link register (W) and link register (W) in internal device, the areas of the internal user device and extended data register (D) or extended link register (W) are not treated as a sequence.



# 3.5 Reducing Instruction Processing Time

## 3.5.1 Subset Processing

Subset processing is used to place limits on bit devices used by basic instructions and application instructions in order to increase processing speed.

However, the instruction symbol does not change.

To shorten scans, run instructions under the conditions indicated below.

(1) Conditions which each device must meet for subset processing

(a) When using word data

Device	Condition
Bit device	<ul style="list-style-type: none"> <li>• Designates a bit device number in a factor of 16.</li> <li>• Only K4 can be designated for digit designation.</li> <li>• Does not perform indexing.</li> </ul>
Word device	<ul style="list-style-type: none"> <li>• Internal user device.</li> <li>• File register (R, ZR <sup>*4</sup>)</li> <li>• Multiple CPU shared device <sup>*1, *2</sup></li> <li>• Index register (Z) / Standard device register (Z) <sup>*3</sup></li> </ul>
Constants	<ul style="list-style-type: none"> <li>• No limitations</li> </ul>

(b) When using double word data

Device	Condition
Bit device	<ul style="list-style-type: none"> <li>• Designates a bit device number in a factor of 16.</li> <li>• Only K8 can be designated for digit designation.</li> <li>• Does not perform indexing.</li> </ul>
Word device	<ul style="list-style-type: none"> <li>• Internal user device.</li> <li>• File register (R, ZR <sup>*4</sup>)</li> <li>• Multiple CPU shared device <sup>*1, *2</sup></li> <li>• Index register (Z) / Standard device register (Z) <sup>*3</sup></li> </ul>
Constants	<ul style="list-style-type: none"> <li>• No limitations</li> </ul>

(c) When using bit data

Device	Condition
Bit device	<ul style="list-style-type: none"> <li>• Internal user device (indexing possible)</li> </ul>
Word device	<ul style="list-style-type: none"> <li>• Bit specification of internal user device</li> <li>• Bit specification of file register (R, ZR <sup>*4</sup>)</li> <li>• Bit specification of multiple CPU shared device <sup>*1, *2</sup></li> </ul>

\*1: Only for Universal model QCPU

\*2: Valid only for the multiple CPU high speed transmission area (from U3En\G10000)  
(Excluding the case that indexing is executed for the head I/O number of the CPU module (U3En\G10000))

\*3: Applies only to Universal model QCPU and LCPU.

\*4: Applies only to Universal model QCPU (excluding Q00UJCPU) and LCPU.




(2) Instructions for which subset processing can be used

Types of Instructions	Instruction Symbols
Contact instructions	LD,LDI,AND,ANI,OR,ORI,LDP,LDF,ANDP,ANDF,ORP,ORF,LDPI,ANDPI,ANDFI,ORPI,ORFI
Output instructions	OUT,SET,RST
Comparison operation instruction	• =, <>, <, <=, >, >=, D=, D<>, D<, D<=, D>, D>=
Arithmetic operation	• +, -, *, /, INC, DEC, D+, D-, D*, D/, DINC, DDEC • B+, B-, B*, B/, E+, E-, E*, E/
Data conversion instructions	• BCD, BIN, DBCD, DBIN, FLT, DFLT, INT, DINT
Data transfer instruction	• MOV, DMOV, CML, DCML, XCH, DXCH • FMOV, BMOV, EMOV
Program branch instruction	• CJ, SCJ, JMP
Logic operations	• WAND, DAND, WOR, DOR, WXOR, DXOR, WXNR, DXNR
Rotation instruction	• RCL, DRCL, RCR, DRCR, ROL, DROL, ROR, DROR
Shift instruction	• SFL, DSFL, SFR, DSFR
Data processing instructions	• SUM, SEG
Structure creation instructions	• FOR, CALL

### 3.5.2 Operation processing with standard device registers (Z) (Universal model QCPU and LCPU only)

Operation processing time can be reduced with standard device registers (Z).

The following shows an example program with standard device registers.



Operation processing time is reduced with the instructions that the subset processing is possible.

For the number of steps, refer to Page 110, Section 3.8.

For the operation time for each instruction, refer to Page 706, Appendix 1.

**Point**

Because standard device registers are the same devices as index registers, do not use device numbers of the standard device registers for the index registers.

## 3.6 Cautions on Programming (Operation Errors)

Operation errors are returned in the following cases when executing basic instructions and application instructions with CPU module:

- An error listed on the explanatory page for the individual instruction occurred.
- When an intelligent function module device is used, no intelligent function module is installed at the specified I/O number position.
- When an intelligent function module device is used, the specified buffer memory address does not exist.
- The relevant network does not exist when using a link device.
- When a link device is used, no network module is installed at the specified I/O number position.
- When a multiple CPU shared device is used, a CPU module is not installed at the head I/O number position of the specified CPU module.
- When a multiple CPU shared device is used, the specified shared memory address does not exist.
- The setting of the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W).

(Universal model QCPU (excluding Q00UJCPU) and LCPU)

### Point

If data is read from or written to a file register when no file register file is set in parameter or the file register file set in parameter is not found, the following occurs.

- (1) For the High Performance model QCPU, Process CPU, and Redundant CPU  
An error does not occur even when writing/reading to/from file register is performed. However, "0H" is stored when reading from file register is performed.
- (2) For the Universal model QCPU and LCPU  
The OPERATION ERROR (error code:4101) occurs when writing/reading to/from file register is performed.

#### (1) Device range check

Device range checks for the devices used by basic instructions and application instructions in CPU module are as indicated below:

(a) Instructions for specified each device, including MOV and DMOV

1) For the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

The device range is not checked. In cases where the corresponding device range is exceeded, data is written to other devices. \*1

For example, in a case where the data register has been allocated 12k points, there will be no error even if it exceeds D12287.



→ This designates D12287 and D12288 as the target devices for executing the DMOV instruction. However, since D12288 does not exist, data in another device is corrupted.


Device range checks are not conducted also in cases where indexing is being performed.

In cases where the corresponding device range is exceeded as the result of performing indexing, data is written to other devices.\*1

\*1: For the assignment order of internal user devices, refer to this Section (c) Character string data.

## 2) Universal model QCPU and LCPU

The device range is checked. When the device number is outside the device range, an operation error occurs. For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.



When D12287 is specified with the DMOV instruction, the target devices are D12287 and D12288. However, an operation error occurs because D12288 does not exist.

The device range is checked even though indexing is executed.

With changing the settings of the PLC parameter, the device range is not checked.\*2

\*2: For changing the settings of the PLC parameter on GX Developer, refer to the following manual.

- QCPU User's Manual (Function Explanation, Program Fundamentals)


### (b) Instructions for a block of devices, including BMOV and FMOV

#### 1) For the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

The device range is checked.

When the device number is outside the device range, an operation error occurs.


For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.



This designates D12287 and D12288 as the target devices for executing the BMOV instruction. However, since D12288 does not exist, an operation error occurs.

Device range checks are also conducted when indexing is performed.

However, if indexing has been conducted, there will be no error returned if the initial device number exceeds the relevant device range.



When D12287 is specified with the BMOV instruction, the target devices are D12287 and D12288. However, an operation error occurs because D12288 does not exist.


An operation error occurs since head device number is D12289 that exceeds the device range.

## 2) Universal model QCPU and LCPU

The device range is checked.

When the device number is outside the device range, an operation error occurs.


For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.



When D12287 is specified with the BMOV instruction, the target devices are D12287 and D12288. However, an operation error occurs because D12288 does not exist.

The device range is checked even though indexing is executed.

An error occurs when the head device number of the devices with indexing exceeds the device range.



With changing the settings of the PLC parameter, the device range is not checked.\*2


- \*2: For changing the settings of the PLC parameter on GX Developer, refer to the following manual.  
 • QCPU User's Manual (Function Explanation, Program Fundamentals)

(c) Character string data

Because all character string data is of variable length, device range checks are performed.

In cases where the corresponding device range has been exceeded, an operation error will be returned.

For example, in a case where the data register has been allocated 12k points, there will be an error if it exceeds D12287.




However, with the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU, when indexing is executed and the head device number is outside the device range, no error occurs and the other devices are accessed.

When performing the following access in Universal model QCPU or LCPU, an error (error code: 4101) occurs.

- 1) Access crossing the boundary of devices caused by indexing (range of A area)

The allocation order of individual devices is shown below:



- 2) Access crossing the boundary of file registers caused by indexing
- 3) Access to file registers (R, ZR) without setting file register files

4) Access to file registers (R, ZR) exceeded the range of file register files  
 Presetting PC parameter not to check indexing device range enables the Universal model QCPU not to detect an error in the above accesses from 1) to 4).  
 Detecting an error in the above accesses from 1) to 4) , however, depends on the serial No. of Universal model QCPU.\*2

Setting device range in indexing	First 5 digits of serial No. for Universal model QCPU	
	Serial No."10021" or lower	Serial No."10022" or higher
Set	Detected errors in accesses 1) to 4)	
Not set	Detected errors in accesses 2) to 4)	Not detected

\*2: For changing the settings of the PLC parameter, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).


**Point!**

When indexing is executed only with Universal model QCPU or LCPU, devices between internal user devices (SW) and file registers (R) cannot be skipped. (Error code: 4101).

**Remark**

For how to change the internal user device allocation, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.

- (d) Device range checks are conducted when indexing is performed by direct access output (DY).
- (e) Precautions for using the extended data register (D) or extended link register (W) (for the Universal model QCPU except the Q00UJCPU, and LCPU )  
 With the following specification methods, data cannot be specified crossing over the boundary of the internal user device and extended data register (D) or extended link register (W). Doing so causes "OPERATION ERROR" (error code: 4101).
  - Index modification
  - Indirect specification
  - Specification with the instructions that handle data blocks\*1



\*1 Data block indicates the following data.  
 • Data used in the instructions, such as FMOV, BMOV, BK+, which multiple words are targeted for operation  
 • Control data, composed of two or more words, specified in the instructions, such as SP.FWRITE, SP.FREAD  
 • Data whose data type is 32-bit or more (BIN 32-bit, real number, indirect address of the device)

(2) Device data check

Device data checks for the devices used by basic instructions and application instructions in CPU module are as indicated below:

(a) When using BIN data

No error is returned even if the operation results in overflow or underflow. The carry flag does not go on at such times, either.

(b) When using BCD data

1) Each digit is checked for BCD value (0 to 9). An operation error is returned if individual digits are outside the 0 to 9 (A to F) range.

2) No error is returned even if the operation results in overflow or underflow. The carry flag does not go on at such times, either.

(c) When using floating-point data

1) An operation error occurs when the following operation results are returned with the single-precision floating-point operation instruction.

When the absolute value of the floating decimal point data is  $1.0 \times 2^{-127}$  or lower

When absolute value of floating decimal point data is  $1.0 \times 2^{128}$  or higher

2) An operation error occurs when the following operation results are returned with the double-precision floating-point operation instruction.

When the absolute value of the floating decimal point data is  $1.0 \times 2^{-1023}$  or lower

When absolute value of floating decimal point data is  $1.0 \times 2^{1024}$  or higher

(d) Using character string data

No data check is conducted.

(3) Buffer memory access

For accessing buffer memories, using instructions with intelligent function module devices (from Un\G0) is recommended.

(4) Multiple CPU shared memory access

For accessing multiple CPU shared memories, using instructions with multiple CPU shared devices (from U3En\G10000) is recommended.

# 3.7 Conditions for Execution of Instructions

The following four types of execution conditions exist for the execution of CPU module sequence instructions, basic instructions, and application instructions:

- Non-conditional execution.....Instructions executed without regard to the ON/OFF status of the device

**Example** LD X0, OUT Y10

- Executed at ON.....Instructions executed while input condition is ON

**Example** MOV instruction, FROM instruction

- Executed at leading edge.....Instructions executed only at the leading edge of the input condition (when it goes from OFF to ON) Example

PLS instruction, MOVP instruction.


- Executed at trailing edge.....Instructions executed only at the trailing edge of the input condition (when it goes from ON to OFF) Example

PLF instruction.

For coil or equivalent basic instructions or application instructions, where the same instruction can be designated for either execution at ON or leading edge execution, a "P" is added after the instruction name to specify the condition for execution.

- Instruction to be executed at ON Instruction name
- Instruction to be executed at leading edge Instruction name + P

Execution at ON and execution at leading edge for the MOV instruction are designated as follows:




## 3.8 Counting Step Number

The number of steps in CPU module sequence instructions, basic instructions, and application instructions differs depending on whether indirect setting of the device used is possible or not.

### (1) Counting the number of basic steps

The basic number of steps for basic instructions and application instructions is calculated by adding the device number and 1.

For example, the "+ instruction" would be calculated as follows:



### (2) Conditions for increasing the number of steps

The number of steps is increased over the number of basic steps in cases where a device is used that is designated indirectly or for which the number of steps is increased.

#### (a) When device is designated indirectly

In cases where indirect designation is done by @:□□□, the number of steps is increased 1 step over the number of basic steps.

For example, when a 3-step MOV instruction is designated indirectly (example: MOV K4X0 @D0), one step is added and the instruction becomes 4 steps.

#### (b) Devices with additional steps (the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU)

Devices with Additional Steps	Added Steps	Example
Intelligent function module device	1	MOV <u>U4</u> \G10 D0
Multiple CPU shared device		MOV <u>U3E1</u> \G0 D0
Link direct device		MOV <u>J3</u> \B20 D0
Index register		MOV <u>Z0</u> D0
Serial number access format file register		MOV <u>ZR123</u> D0
32-bit constant		DMOV <u>K123</u> D0
Real constant		EMOV <u>E0.1</u> D0
Character string constant		For even numbers: (number of characters) / 2 For odd numbers: (number of characters + 1) / 2

#### (c) Devices with additional steps (Universal model QCPU(except Q00UJCPU) and LCPU)

##### 1) Instructions applicable to subset processing

The following table shows steps depending on the devices.

Instruction Symbols	Devices with Additional Steps	Added Steps (Number of Instruction Steps)	Basic Number of Steps
LD,LDI,AND,ANI,OR,ORI, LDP,LDF,ANDP,ANDF,ORP,ORF	Serial number access format file register, Extended data register (D), Extended link register (W)	1(2)	1
	Multiple CPU shared device*3		
LDPI,LDFI	Serial number access format file register, Extended data register (D), Extended link register (W)	1(4)	3
	Multiple CPU shared device*3		



Instruction Symbols	Devices with Additional Steps	Added Steps (Number of Instruction Steps)	Basic Number of Steps
ANDPI,ANDFI,ORPI,ORFI	Serial number access format file register, Extended data register (D), Extended link register (W)	1(5)	4
	Multiple CPU shared device* <sup>3</sup>		
SET	Serial number access format file register Extended data register (D), Extended link register (W)	1(2)	1
	Multiple CPU shared device* <sup>3</sup>		
OUT	Timer/Counter	3(4)	1
	Serial number access format file register Extended data register (D), Extended link register (W)	1(2)	
	Multiple CPU shared device* <sup>3</sup>		
RST (bit device)	Serial number access format file register Extended data register (D), Extended link register (W)	1(2)	1
	Multiple CPU shared device* <sup>3</sup>		
RST (word device)	Timer/Counter (Bit/word device)	2(4)	2
	Serial number access format file register Extended data register (D), Extended link register (W)	1(3)	
	Multiple CPU shared device* <sup>3</sup>	1(3)	
LD=,LD<>,LD<,LD<=,LD>,LD>=, AND=,AND<>,AND<,AND<=,AND>,AND>=, OR=,OR<>,OR<,OR<=,OR>,OR>=	Standard device register * <sup>2</sup>	-1	3
	Serial number access format file register Extended data register (D), Extended link register (W)	1	
	Multiple CPU shared device* <sup>3</sup>		
LDD=,LDD<>,LDD<,LDD<=,LDD>,LDD>=, ANDD=,ANDD<>,ANDD<,ANDD<=,ANDD>,ANDD>=, AND>=,ORD=,ORD<>,ORD<,ORD<=, ORD>,ORD>=	Standard device register * <sup>2</sup>	-1	3
	Serial number access format file register Extended data register (D), Extended link register (W)	1	
	Multiple CPU shared device* <sup>3</sup>		
	Decimal constant, hexadecimal constant, real constant		
+,-,+P,-P,WAND,WOR,WXOR,WXNR, WANDP,WORP,WXORP,WXNRP (2 devices)	Standard device register * <sup>2</sup>	Ⓓ :-1	3
	Serial number access format file register Extended data register (D), Extended link register (W)	Ⓔ <sup>1</sup> :1, Ⓓ :3	
	Multiple CPU shared device* <sup>3</sup>		
D+,D-,D+P,D-P,DAND,DOR,DXOR,DXNR, DANDP,DORP,DXORP,DXNRP (2 devices)	Standard device register * <sup>2</sup>	Ⓓ :-1	3
	Serial number access format file register Extended data register (D), Extended link register (W)	Ⓔ <sup>1</sup> :1, Ⓓ :3	
	Multiple CPU shared device* <sup>3</sup>		
	Decimal constant, hexadecimal constant, real constant	Ⓔ <sup>1</sup> :1	
+,-,+P,-P,WAND,WOR,WXOR,WXNR, WANDP,WORP,WXORP,WXNRP (3 devices)* <sup>1</sup>	Serial number access format file register Extended data register (D), Extended link register (W)	Ⓔ <sup>1</sup> , Ⓔ <sup>2</sup> :1, Ⓓ :2	3
	Multiple CPU shared device* <sup>3</sup>		

Instruction Symbols	Devices with Additional Steps	Added Steps (Number of Instruction Steps)	Basic Number of Steps
D+,D-,D+P,D-P,DAND,DOR,DXOR,DXNR, DANDP,DORP,DXORP,DXNRP (3 devices)*1	Serial number access format file register Extended data register (D), Extended link register (W)	Ⓢ1, Ⓢ2 :1, Ⓧ :2	3
	Multiple CPU shared device*3		
	Decimal constant, hexadecimal constant, real constant	Ⓢ1, Ⓢ2 :1	
*, *P, /, /P	Serial number access format file register Extended data register (D), Extended link register (W)	Ⓢ1, Ⓢ2 :1, Ⓧ :2	3
	Multiple CPU shared device*3		
D*, D*P, D/, D/P, E*, E*P	Serial number access format file register Extended data register (D), Extended link register (W)	Ⓢ1, Ⓢ2 :1, Ⓧ :2	3
	Multiple CPU shared device*3		
	Decimal constant, hexadecimal constant, real constant	Ⓢ1, Ⓢ2 :1	
INC, INCP, DEC, DECP, DINC, DINCP, DDEC, DDECP	Index register/Standard device register *2	-1	2
	Serial number access format file register Extended data register (D), Extended link register (W)	3	
	Multiple CPU shared device*3		
MOV, MOV P	Serial number access format file register Extended data register (D), Extended link register (W)	1	2
	Multiple CPU shared device*3		
DMOV, DMOV P, EMOV, EMOV P	Serial number access format file register Extended data register (D), Extended link register (W)	1	2
	Multiple CPU shared device*3		
	Decimal constant, hexadecimal constant, real constant		
BCD, BCD P, BIN, BIN P, FLT, FLT P, CML, CML P	Serial number access format file register Extended data register (D), Extended link register (W)	Ⓢ1 :1, Ⓢ2 :2	2
	Multiple CPU shared device*3		
DBCD, DBCD P, DBIN, DBIN P, INT, INT P, DINT, DINT P, DFLT, DFLT P, DCML, DCML P	Serial number access format file register Extended data register (D), Extended link register (W)	Ⓢ1 :1, Ⓢ2 :2	2
	Multiple CPU shared device*3		
	Decimal constant, hexadecimal constant, real constant	Ⓢ1 :1	

\*1: If the same device is used for Ⓢ1 and Ⓢ2, the number of basic steps increases by one.

\*2: The number of steps decreases with a standard device register.

\*3: Not available with LCPU.

When multiple standard device registers are used in an instruction applicable to subset processing, the number of steps decreases. The following table shows the number of steps for each instruction.

Instruction Symbols	Locations Where Standard Device Register Is Used	Added Steps (Number of Instruction Steps)	Basic Number of Steps
LD=,LD<>,LD<,LD<=,LD>,LD>=, AND=,AND<>,AND<,AND<=,AND>,AND>=, OR=,OR<>,OR<,OR<=,OR>,OR>= LDD=,LDD<>,LDD<,LDD<=,LDD>,LDD>=, ANDD=,ANDD<>,ANDD<,ANDD<=,ANDD>, ANDD>=,ORD=,ORD<>,ORD<,ORD<=, ORD>,ORD>=	Ⓢ1 and Ⓢ2	-2(1)	3
+,-,+P,-P,D+,D-,D+P,D-P, WAND,WOR,WXOR,WXNR, DAND,DOR,DXOR,DXNR, WANDP,WORP,WXORP,WXNRP, DANDP,DORP,DXORP,DXNRP (2 devices)	Ⓢ1 and Ⓓ	-2(1)	3
+,-,+P,-P,D+,D-,D+P,D-P, WAND,WOR,WXOR,WXNR, DAND,DOR,DXOR,DXNR, WANDP,WORP,WXORP,WXNRP, DANDP,DORP,DXORP,DXNRP (3 devices)*1	Ⓢ1, Ⓢ2, and Ⓓ	-2(1)	3
	Ⓢ1, or Ⓢ2 and Ⓓ	-1(2)	
	Ⓢ1 and Ⓢ2 (only when that device that the number of steps does not increase is specified for Ⓓ )	±0(3)	
	Ⓢ1 and Ⓢ2 (only when a serial number access format file register is specified for Ⓓ )	+2(5)	
*, *P, /, /P	Ⓢ1, Ⓢ2, and Ⓓ	-2(1)	3
	Ⓢ1, or Ⓢ2 and Ⓓ	-1(2)	
D*, D*P, D/, D/P, E*, E*P	Ⓢ1, Ⓢ2, and Ⓓ	-2(1)	3
	Ⓢ1, or Ⓢ2 and Ⓓ	-1(2)	
	Ⓢ1 and Ⓢ2 (only when that device that the number of steps does not increase is specified for Ⓓ )	±0(3)	
	Ⓢ1 and Ⓢ2 (only when a serial number access format file register is specified for Ⓓ )	+2(5)	
MOV,MOVDP,DMOV,DMOVPE,EMOV,EMOVPE	Ⓢ1 and Ⓓ	-1(1)	2
BCD,BCDP,BIN,BINP,DBCD,DBCDP, DBIN,DBINP,FLT,FLTP,DFLT,DFLTP, INT,INTP,DINT,DINTP,CML,CMLP, DCML,DCMLP	Ⓢ1 and Ⓓ	-1(1)	2

\*1: If the same device is used for Ⓢ1 and Ⓓ, the number of basic steps increases by one.


2) Except Instructions applicable to subset processing

The following table shows steps depending on the devices.

Devices with Additional Steps	Added Steps	Example
Intelligent function module device	1	MOV <u>U4\G10</u> D0
Multiple CPU shared device		MOV <u>U3E1\G10000</u> D0
Link direct device		MOV <u>J3\B20</u> D0
Index register / standard device register		MOV <u>Z0</u> D0
Serial number access format file register		MOV <u>ZR123</u> D0
Extended data register(D)		MOV D123
Extended link register(W)		MOV W123
32-bit constant		DMOV <u>K123</u> D0
Real constant		EMOV <u>E0.1</u> D0
Character string constant		For even number: (number of characters) / 2 For odd numbers: (number of characters + 1) / 2

(d) In cases where the conditions described in (a) to (c) above overlap, the number of steps becomes a culmination of the two.

**Example** MOV If U1\G10 ZR123 has been designated, a total of 2 steps are added.




## 3.9 Operation when the OUT, SET/RST, or PLS/PLF Instructions Use the Same Device

The following describes the operation for executing multiple instructions of the OUT, SET/RST, or PLS/PLF that use the same device in one scan.


### (1) OUT instructions using the same device

Do not program more than one OUT instruction using the same device in one scan. If the OUT instructions using the same device are programmed in one scan, the specified device will turn ON or OFF every time the OUT instruction is executed, depending on the operation result of the program up to the relevant OUT instruction. Since turning ON or OFF of the device is determined when each OUT instruction is executed, the device may turn ON and OFF repeatedly during one scan. The following diagram shows an example of a ladder that turns the same internal relay (M0) with inputs X0 and X1 ON and OFF.

[Ladder]



[Timing Chart]



With the refresh type CPU module, when the output (Y) is specified by the OUT instruction, the ON/OFF status of the last OUT instruction of the scan will be output.

### (2) SET/RST instructions using the same device

(a) The SET instruction turns ON the specified device when the execution command is ON and performs nothing when the execution command is OFF.

For this reason, when the SET instructions using the same device are executed two or more times in one scan, the specified device will be ON if any one of the execution commands is ON.


(b) The RST instruction turns OFF the specified device when the execution command is ON and performs nothing when the execution command is OFF.

For this reason, when the RST instructions using the same device are executed two or more times in one scan, the specified device will be OFF if any one of the execution commands is ON.


(c) When the SET instruction and RST instruction using the same device are programmed in one scan, the SET instruction turns ON the specified device when the SET execution command is ON and the RST instruction turns OFF the specified device when the RST execution command is ON.

When both the SET and RST execution commands are OFF, the ON/OFF status of the specified device will not be changed.

[Ladder]



[Timing Chart]



When using a refresh type CPU module and specifying output (Y) in the SET/RST instruction, the ON/OFF status of the device at the execution of the last instruction in the scan is returned as the output (Y).

(3) PLS instructions using the same device


The PLS instruction turns ON the specified device when the execution command is turned ON from OFF.

It turns OFF the device at any other time (OFF to OFF, ON to ON, or ON to OFF).

If two or more PLS instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned ON from OFF and turns OFF the device in other cases.


For this reason, if multiple PLS instructions using the same device are executed in a single scan, a device that has been turned ON by the PLS instruction may not be turned ON during one scan.

[Ladder]




[Timing Chart]

- The ON/OFF timing of the X0 and X1 is different. (The specified device does not turn ON throughout the scan.)



- The X0 and X1 turn ON from OFF at the same time.



When using a refresh type CPU module and specifying output (Y) in the PLS instructions, the ON/OFF status of the device at the execution of the last PLS instruction in the scan is returned as the output (Y).

(4) PLF instructions using the same device


The PLF instruction turns ON the specified device when the execution command is turned OFF from ON.

It turns OFF the device at any other time (OFF to OFF, OFF to ON, or ON to ON).

If two or more PLF instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned OFF from ON and turns OFF the device in other cases.


For this reason, if multiple PLF instructions using the same device are executed in a single scan, a device that has been turned ON by the PLF instruction may not be turned ON during one scan.

[Ladder]




[Timing Chart]

- The ON/OFF timing of the X0 and X1 is different. (The specified device does not turn ON throughout the scan.)



- The X0 and X1 turn OFF from ON at the same time.



When using a refresh type CPU module and specifying output (Y) in the PLF instructions, the ON/OFF status of the device at the execution of the last PLF instruction in the scan is returned as the output (Y).



# 3.10 Precautions for Use of File Registers

This section explains the precautions for use of the file registers in the QCPU and LCPU.

- (1) CPU modules that cannot use file registers  
 The Q00JCPU and Q00UJCPU cannot use the file registers. When using the file registers, use the CPU module of other than the Q00JCPU and Q00UJCPU.
- (2) Setting of file registers to be used  
 When using the file registers, the file registers to be used must be set with the PLC parameter or QDRSET instruction. (The PLC parameters of the Q00CPU, Q01CPU and LCPU need not be set since they are preset to "Use file register". QDRSET instructions are not available with LCPU.) If the file registers to be used have not been set, normal operation cannot be performed with the instructions that use the file registers.

### Point

Even when file registers to be used are not set in the PLC parameter, a program that uses file registers can be created. For the CPU module other than the Universal model QCPU and LCPU, an error does not occur when that program is written to the CPU module.  
 However, note that the correct data cannot be written/read to/from the file register.  
 For the Universal model QCPU and LCPU, an error occurs if the program where file registers are used is executed.

- (3) Securing of file register area
  - (a) High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU  
 When using file registers, register the file registers to the standard RAM/memory card to secure the file register area.
  - (b) Basic Model QCPU (except Q00JCPU)  
 The file register area has been secured in the standard RAM beforehand. The user need not secure the file register area.
  - (c) LCPU  
 To use the file register, secure a file register area by registering the file register in standard RAM.

The following table indicates the memories that can use the file registers in each CPU module.

Memory	High Performance model QCPU	Basic Model QCPU (except Q00JCPU), LCPU
	Process CPU Redundant CPU Universal model QCPU (except Q00UJCPU)	
Standard RAM	○	○
Memory card *1 *2	○*3	×

○ : Can be registered, × : Cannot be registered.

- \*1: When the flash memory is used, only read from the file registers can be performed. (Write to the flash ROM cannot be performed.)
- \*2: When the E<sup>2</sup>PROM is used, write to the E<sup>2</sup>PROM can be performed with the PROMWR instruction.
- \*3: Unusable for the Q00UCPU and Q01UCPU.

### Remark

For the file register setting method and file register area securing method, refer to User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.


- (4) Designation of file register number in excess of the registered number of points
  - (a) Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU  
 An error will not occur if data are written or read to or from the file registers that have numbers greater than the registered number of points. However, note that the read/write of correct data to/from the file registers cannot be performed.
  - (b) Universal model QCPU and LCPU  
 When data are written to or read from the file registers that are not registered, an error occurs. (Error code: 4101)

(5) File register specifying method

There are the block switching method and serial number access method to specify the file registers.


(a) Block switching method

In the block switching method, specify the number of used file register points in units of 32k points (one block). For file registers of 32k points or more, specify the file registers by switching the block No. to be used with the RSET instruction. Specify each block as R0 to R32767.



(b) Serial number access method

In the serial number access method, specify the file registers beyond 32k points with consecutive device numbers. The file registers of multiple blocks can be used as consecutive file registers. Use "ZR" as the device name.



(6) Settings and restrictions when refreshing file registers

(a) Settings

The settings of refresh devices are as follows.

- Refresh settings for CC-Link IE Controller Network (Cannot be set on LCPU.)
- Refresh settings for CC-Link IE Field Network (Cannot be set on Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU whose serial number (first five digits) is "12011" or earlier, and LCPU whose serial number (first five digits) is "13011" or earlier.)
- Refresh settings for MELSECNET/H (Cannot be set on LCPU.)
- Refresh settings for CC-Link
- Auto refresh settings for the intelligent function module
- Auto refresh settings for the multiple CPU system (Cannot be set on LCPU.)

## (b) Restrictions

The restrictions when specifying file registers to refresh devices are as follows.

- 1) On QCPU, Refresh cannot be performed correctly if the use of file register which has the same name as the program is specified by the PLC parameter.

When the file register which has the same name as the program is used, refresh is performed to the data of the file register having the same name as the program that is set at the last number in the [Program] tab page of PLC parameter. To read/write the refresh data, specify the file register to the refresh device after switching the file register to the corresponding one with the QDRSET instruction.

- 2) Refresh cannot be performed correctly if the file name of file register or the drive number is changed by the QDRSET instruction. (QDRSET instructions are not available with LCPU.)

If the file name of file register or the drive number is changed by the QDRSET instruction, link refresh is performed to the data of the setting file at the time of the END instruction execution. To read/write the refresh data, specify the file register of the setting file at the time of the END instruction execution.

If the drive number is changed by the QDRSET instruction when "ZR" is specified for the device in the CPU modules other than the Universal model QCPU, an error (LINK PARA ERROR (3101)) occurs. (Note that an error does not occur when "R" is specified for the device.)

- 3) When a block number is switched by the RSET instruction, refresh is performed to the data of the file register (R) in the switched block number.

When a block number is switched by the RSET instruction, refresh is performed to the data of the file register (R) in the block number at the time of the END instruction execution. To read/write the refresh data, specify the file register of the block number at the time of the END instruction execution.

## (7) Precautions when file registers in the flash memory are used


This section explains the precautions for use of the flash memory.

- (a) The following flash memory can be used.

- Flash card

- (b) File registers in the flash memory can be only read in a sequence program.

(Write to the flash memory cannot be performed in a sequence program.)



When using the flash memory for the file registers, write data in advance.

Using GX Developer or GX Works2, write data to the flash card.

# CHAPTER 4 HOW TO READ INSTRUCTIONS



The description of instructions that are contained in the following chapters are presented in the following format.

MOV, MOVP, DMOV, DMOVP

## 6.4 Data Transfer Instructions

1) → 2) → **6.4.1 MOV, MOVP, DMOV, DMOVP** Basic Ver. Process Redundant Universal LCPU

3) →

4) → **MOV, DMOV**  **MOVP, DMOVP** 

5) → ⊙ : Data to be transferred or the number of the device where the data to be transferred is stored (BIN 16/32 bits)  
⊙ : Number of the device where the data will be transferred (BIN 16/32 bits)

6) → 

Setting Data	Internal Devices		R, ZR	J		U/G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
⊙								○	—
⊙								○	—

7) → **Function**

**MOV**  
(1) Transfers the 16-bit data from the device designated by ⊙ to the device designated by ⊙.

Before transfer ⊙  $\overbrace{1\ 0\ 1\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 0\ 1\ 1\ 0}^{b15 \dots b0}$

↓ Transfer

After transfer ⊙  $\overbrace{1\ 0\ 1\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 0\ 1\ 1\ 0}^{b15 \dots b0}$

**DMOV**  
(1) Transfers 32-bit data at the device designated by ⊙ to the device designated by ⊙.

Before transfer ⊙  $\overbrace{1\ 0\ 1\ 1\ 1\ 1\ 0\ 1\ 0\ 0\ 0\ 0\ 1\ 1\ 1\ 1\ 1\ 0\ 0\ 1\ 1\ 0}^{b15 \dots b0} \overbrace{1\ 1\ 0\ 0\ 1\ 1\ 0}^{b15 \dots b0}$


↓ Transfer

After transfer ⊙  $\overbrace{1\ 0\ 1\ 1\ 1\ 1\ 0\ 1\ 0\ 0\ 0\ 0\ 1\ 1\ 1\ 1\ 1\ 0\ 0\ 1\ 1\ 0}^{b15 \dots b0} \overbrace{1\ 1\ 0\ 0\ 1\ 1\ 0}^{b15 \dots b0}$

8) → **Operation Error**  
(1) There is no operation error in the MOV(P) or DMOV(P) instruction.

9) → **Program Example**  
(1) The following program stores input data from X0 to XB at D8.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	MOV	K3X0 D8
4	END	

**256**

- 1) Code used to write instruction (instruction symbol).
- 2) Section number described.
- 3) Shows if instructions are enabled or disabled for each CPU module type.

Icon						Meaning
Basic model QCPU	High Performance model QCPU	Process CPU	Redundant CPU	Universal model QCPU	LCPU	
						A normal icon means the corresponding instruction can be used.
						The icon with Ver. means the instruction can be used with some restrictions (e.g., function version, software version).
						The icon with × (cross) means the corresponding instruction cannot be used.

4) Indicates ladder mode expressions and execution conditions for instructions.

Execution Condition	Non-conditional Execution	Executed while ON	Executed One Time at ON	Executed while OFF	Executed One Time at OFF
Code recorded on description page	No symbol recorded				

5) Indicates the data set for each instruction and the data type.

Data Type	Meaning
Bit	Bit data or head number in bit data
BIN 16 bits	BIN 16-bit data or head number in word device
BIN 32 bits	BIN 32-bit data or head number in double word device
BCD 4-digit	4-digit BCD data
BCD 8-digit	8-digit BCD data
Real number	Floating decimal point data
Character string	Character string data
Device name	Device name data

6) Devices which can be used by the instruction in question are indicated with circle. The types of devices that can be used are as indicated below:

Setting Data	Internal Devices (System, User)		File Register R, ZR	Link direct device *4 J□□□		Intelligent function module U□□G□□	Index register Zn	Constant *5	Others *5
	Bit	Word		Bit	Word				
Applicable devices *1	X, Y, M, L, SM, F, B, SB, FX, FY *2	T, ST, C, *3 D, W, SD, SW, FD, @□	R, ZR	J□□X J□□Y J□□B J□□SB	J□□W J□□SW		Z	K, H, E, \$	P, I, J, U, DX, DY, N, BL, TR, BL \ S, V

\*1: For the description for the individual devices, refer to the QnUCPU User's Manual

(Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual

(Function Explanation, Program Fundamentals)

\*2: FX and FY can be used only for bit data, and FD only for word data.

\*3: When T, ST and C are used for other than the instructions below, only word data can be used. (Bit data cannot be used.)

[Instructions that can be used with bit data]

LD, LDI, AND, ANI, OR, ORI, LDP, LDF, ANDP, ANDF, ORP, ORF, LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI, OUT, RST

\*4: Usable with the CC-Link IE controller network, CC-Link IE Field Network, MELSECNET/H, and MELSECNET/10.

\*5: Devices which can be set are recorded in the "Constant" and the "Other" columns.

7) Indicates the function of the instruction.

8) Indicates conditions under which error is returned, and error number. See Page 104, Section 3.6 for errors not included here.


9) Indicates both ladder and list for simple program example. Also indicates the types of individual devices used when the program is executed.

# CHAPTER 5 SEQUENCE INSTRUCTIONS

## 5.1 Contact Instructions

### 5.1.1 LD, LDI, AND, ANI, OR, ORI

Basic High performance Process Redundant Universal LCPU



Ⓢ : Devices used as contacts (bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small> GO		U <small>0</small> GO	Zn	Constants	Other DX, BL
	Bit	Word		Bit	Word				
Ⓢ			○				—		○

## Function

### LD, LDI

(1) LD is the A contact operation start instruction, and LDI is the B contact operation start instruction. They read ON/OFF information from the designated device\*1, and use that as an operation result.

\*1: When a bit designation is made for a word device, the device turns ON or OFF depending on the 1/0 status of the designated bit.

**AND, ANI**

(1) AND is the A contact series connection instruction, and ANI is the B contact series connection instruction. They read the ON/OFF data of the designated bit device\*<sup>2</sup>, perform an AND operation on that data and the operation result to that point, and take this value as the operation result.

\*2: When a bit designation is made for a word device, the device turns ON or OFF depending on the 1/0 status of the designated bit.

(2) There are no restrictions on the use of AND or ANI, but the following applies with a peripheral device used in the ladder mode:

- Write.....When AND and ANI are connected in series, a ladder with up to 24 stages can be displayed.
- Read.....When AND and ANI are connected in series, a ladder with up to 24 stages can be displayed. If the number exceeds 24 stages, up to 24 will be displayed.

**OR, ORI**

(1) OR is the A contact single parallel connection instruction, and ORI is the B contact single parallel connection instruction. They read ON/OFF information from the designated device\*<sup>3</sup>, and perform an OR operation with the operation results to that point, and use the resulting value as the operation result.

\*3: When a bit designation is made for a word device, the device turns ON or OFF depending on the 1/0 status of the designated bit.

(2) There are no limits on the use of OR or ORI, but the following applies with a peripheral device used in the ladder mode.

- Write.....OR and ORI can be used to create connections of up to 23 ladders.
- Read.....OR and ORI can be used to create connections of up to 23 ladders. The 24th or subsequent ladders cannot be displayed properly.

**Remark**

Word device bit designations are made in hexadecimal.

Bit b11 of D0 would be D0.0B.

See Page 83, Section 3.2.1 for more information on word device bit designation.


**Operation Error**

(1) There is no operation error in the LD, LDI, AND, ANI, OR, or ORI instruction.

**Program Example**

(1) A program using the LD, AND, OR, and ORI instructions.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X3
1	OR	D0.5...Bit designated
2	OR	X5
3	OUT	Y33
4	LD	X5
5	AND	M11
6	OR I	X6
7	OUT	Y34
8	END	

# LDP, LDF, ANDP, ANDF, ORP, ORF

(2) A program linking contacts using the ANB and ORB instructions.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X3
1	AND	D6.1
2	LDI	D6.4
3	ANI	X7
4	ORB	
5	ANI	M9
6	OUT	Y33
7	LD	X5
8	LD	M8
9	OR	M9
10	ANB	
11	ANI	M11
12	OUT	Y34
13	END	

Bit designated for word device

(3) A parallel program with the OUT instruction.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X5
1	OUT	X35
2	AND	X8
3	OUT	Y36
4	ANI	X9
5	OUT	Y37
6	END	

## 5.1.2 LDP, LDF, ANDP, ANDF, ORP, ORF

Basic High performance Process Redundant Universal LCPU



Ⓢ : Devices used as contacts (bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small> 00		U <small>0</small> 000	Zn	Constants	Other DX
	Bit	Word		Bit	Word				
Ⓢ							—		○




## Function

### LDP, LDF

- (1) LDP is the leading edge pulse operation start instruction, and is ON only at the leading edge of the designated bit device (when it goes from OFF to ON). If a word device has been designated, it is ON only when the designated bit changes from 0 to 1.

In cases where there is only an LDP instruction, it acts identically to instructions for the creation of a pulse that are executed during ON(□□P).



- (2) LDF is the trailing edge pulse operation start instruction, and is ON only at the trailing edge of the designated bit device (when it goes from ON to OFF).

If a word device has been designated, it is ON only when the designated bit changes from 1 to 0.

### ANDP, ANDF

- (1) ANDP is a leading edge pulse series connection instruction, and ANDF is a trailing edge pulse series connection instruction. They perform an AND operation with the operation result to that point, and take the resulting value as the operation result.

The ON/OFF data used by ANDP and ANDF are indicated in the table below:

Device Specified in ANDP or ANDF		ANDP State	ANDF State
Bit Device	Bit Designated for Word Device		
OFF to ON	0 to 1	ON	OFF
OFF	0	OFF	
ON	1		
ON to OFF	1 to 0		ON

### ORP, ORF

- (2) ORP is a leading edge pulse parallel connection instruction, and ORF is a trailing edge pulse serial connection instruction. They perform an OR operation with the operation result to that point, and take the resulting value as the operation result.

The ON/OFF data used by ORP and ORF are indicated in the table below:

Device Specified in ORP or ORF		ORP State	ORF State
Bit Device	Bit Designated for Word Device		
OFF to ON	0 to 1	ON	OFF
OFF	0	OFF	
ON	1		
ON to OFF	1 to 0		ON


## Operation Error

(1) There is no operation error in the LDP, LDF, ANDP, ANDF, ORP, or ORF instruction.

## Program Example

(1) The following program executes the MOV instruction at input X0, or at the leading edge of b10 (bit 11) of data register D0.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LDP	X0
1	ORP	D0. A
2	MOV	K0 D0
4	END	

\*1: Word device bit designation is performed in hexadecimal. Bit b10 of D0 will be D0.A.



### 5.1.3 LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI

• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



Ⓢ : Devices used as contacts (bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small> 0 <small>0</small>		U <small>0</small> V <small>0</small> G <small>0</small>	Zn	Constants	Other DX
	Bit	Word		Bit	Word				
Ⓢ			○				—		○

## Function

### LDPI, LDFI

- LDPI is the leading edge pulse NOT operation start instruction that is on only at the leading edge of the specified bit device (when the bit device goes from on to off) or when the bit device is on or off. If a word device has been specified, LDPI is on only when the specified bit is 0, 1, or changes from 1 to 0.
- LDFI is the trailing edge pulse NOT operation start instruction that is on only at the trailing edge of the specified bit device (when the bit device goes from off to on) or when the bit device is on or off. If a word device has been specified, LDFI is on only when the specified bit is 0, 1, or changes from 0 to 1.

Device Specified in LDPI or LDFI		LDPI State	LDFI State
Bit Device	Bit Designated for Word Device		
OFF to ON	0 to 1	OFF	ON
OFF	0	ON	ON
ON	1	ON	ON
ON to OFF	1 to 0	ON	OFF

### ANDPI, ANDFI

- ANDPI is a leading edge pulse NOT series connection, and ANDFI is a trailing pulse NOT series connection. ANDPI and ANDFI execute an AND operation with the previous operation result, and take the resulting value as the operation result.

The on or off data used by ANDPI and ANDFI are indicated in the table below.

Device Specified in ANDPI or ANDFI		LDPI State	LDFI State
Bit Device	Bit Designated for Word Device		
OFF to ON	0 to 1	OFF	ON
OFF	0	ON	ON
ON	1	ON	ON
ON to OFF	1 to 0	ON	OFF

### ORPI, ORFI

- ORPI is a leading edge pulse NOT parallel connection, and ORFI is a trailing pulse NOT parallel connection. ORPI and ORFI execute an OR operation with the previous operation result, and take the resulting value as the operation result.

The on or off data used by ORPI and ORFI are indicated in the table below.

Device Specified in ORPI or ORFI		ORPI State	ORFI State
Bit Device	Bit Designated for Word Device		
OFF to ON	0 to 1	OFF	ON
OFF	0	ON	ON
ON	1	ON	ON
ON to OFF	1 to 0	ON	OFF


## Operation Error

- There is no operation error in the LDPI, LDFI, ANDPI, ANDFI, ORPI, or ORFI instruction.

## Program Example

- (1) The following program stores 0 into D0 when X0 is on, off, or turns from on to off, or M0 is on, off, or turns from off to on.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LDPI	X0
3	ORFI	M0
7	MOV	K0      D0
9	END	

- (2) The following program stores 0 into D0 when X0 is on and b10 (bit 11) of D0 is on, off, or turns from on to off.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	ANDPI	D0.A
5	MOV	K0      D0
7	END	

# 5.2 Association Instructions

## 5.2.1 ANB, ORB

Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									


### Function

#### ANB

- (1) Performs an AND operation on block A and block B, and takes the resulting value as the operation result.
- (2) The symbol for ANB is not the contact symbol, but rather is the connection symbol.
- (3) When programming in the list mode, up to 15 ANB instructions (16 blocks) can be written consecutively.

#### ORB

- (1) Conducts an OR operation on Block A and Block B, and takes the resulting value as the operation result.
- (2) ORB is used to perform parallel connections for ladder blocks with two or more contacts. For ladder blocks with only one contact, use OR or ORI; there is no need for ORB in such cases.



- (3) The ORB symbol is not the contact symbol, but rather is the connection symbol.
- (4) When programming in the list mode, it is possible to use up to 15 ORB instructions successively (16 blocks).


## Operation Error

(1) There is no operation error in the ANB or ORB instruction.

## Program Example

(1) A program using the ANB and ORB instructions.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	OR	X2
2	LD	X1
3	OR	X3
4	ANB	
5	LD	X4
6	AND	X5
7	ORB	
8	OUT	M0
9	END	

## 5.2.2 MPS, MRD, MPP

Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small>	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

## Function

### MPS

- (1) Stores the memory of the operation result (ON or OFF) immediately prior to the MPS instruction.
- (2) Up to 16 MPS instructions can be used successively.  
If the MPP instruction is used during this process, the number of uses calculated for the MPS instruction will be decremented by one.

### MRD


- (1) Reads the operation result stored for the MPS instruction, and uses that result to perform the operation in the next step.

### MPP

- (1) Reads the operation result stored for the MPS instruction, and uses that result to perform the operation in the next step.
- (2) Clears the operation results stored by the MPS instruction.
- (3) Subtracts 1 from the number of MPS instruction times of use.

**Point**

1. The following shows ladders both using and not using the MPS, MRD, and MPP instructions.



2. The MPS and MPP instructions must be used the same number of times. Failure to observe this will not correctly display the ladder in the ladder mode of the peripheral device.


## Operation Error

(1) There is no operation error in the MPS, MRD, or MPP instruction.

## Program Example

(1) A program using the MPS, MRD, and MPP instructions.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X1C
1	MPS	
2	AND	M8
3	OUT	Y30
4	MPP	
5	OUT	Y31
6	LD	X1D
7	MPS	
8	AND	M9
9	MPS	
10	AND	M68
11	OUT	Y32
12	MPP	
13	AND	T0
14	OUT	Y33
15	MPP	
16	OUT	Y34
17	LD	X1E
18	AND	M81
19	MPS	
20	AND	M96
21	OUT	Y35
22	MRD	
23	AND	M97
24	OUT	Y36
25	MRD	
26	AND	M98
27	OUT	Y37
28	MPP	
29	OUT	Y38
30	END	

# MPS, MRD, MPP

(2) A program using the MPS and MPP instructions successively.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	MPS	
2	AND	X1
3	MPS	
4	AND	X2
5	MPS	
6	AND	X3
7	MPS	
8	AND	X4
9	MPS	
10	AND	X5
11	MPS	
12	AND	X6
13	MPS	
14	AND	X7
15	MPS	
16	AND	X8
17	MPS	
18	AND	X9
19	MPS	
20	AND	X0A
21	OUT	Y0
22	MPP	
23	OUT	Y41
24	MPP	
25	OUT	Y42
26	MPP	
27	OUT	Y43
28	MPP	
29	OUT	Y44
30	MPP	
31	OUT	Y45
32	MPP	
33	OUT	Y46
34	MPP	
35	OUT	Y47
36	MPP	
37	OUT	Y48
38	MPP	
39	OUT	Y49
40	MPP	
41	OUT	Y4A
42	END	



# 5.2.3 INV

Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J:□□□		U:□□□□	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

## Function

Inverts the operation result immediately prior to the INV instruction.

Operation Result Immediately Prior to the INV Instruction	Operation Result Following the Execution of the INV Instruction
OFF	ON
ON	OFF


## Operation Error

- (1) There is no operation error in the INV instruction.

## Program Example

- (1) A program which inverts the X0 ON/OFF data, and outputs from Y10.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	INV	
2	OUT	Y10
3	END	

[Timing Chart]



### Point


- The INV instruction operates based on the results of calculation made until the INV instruction is given. Accordingly, use it in the same position as that of the AND instruction. The INV instruction cannot be used at the LD and OR positions.
- When a ladder block is used, the operation result is inverted within the range of the ladder block. To operate a ladder using the INV instruction in combination with the ANB instruction, pay attention to the range that will be inverted.



For details of the ANB instruction, refer to Page 131, Section 5.2.1

## 5.2.4 MEP, MEF

Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small> V <small>0</small> G <small>0</small>	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

### Function

#### MEP

- If operation results up to the MEP instruction are leading edge (from OFF to ON), goes ON (continuity status).  
If operation results up to the MEP instruction are anything other than leading edge, goes OFF (non-continuity status).
- Use of the MEP instruction simplifies pulse conversion processing when multiple contacts are connected in series.

#### MEF

- If operation results up to the MEF instruction are trailing edge (from ON to OFF), goes ON (continuity status).  
If operation results up to the MEF instruction are anything other than trailing edge, goes OFF (non-continuity status).
- Use of the MEF instruction simplifies pulse conversion processing when multiple contacts are connected in series.

### Operation Error


- There is no operation error in the MEP or MEF instruction.

### Program Example

- A program which performs pulse conversion to the operation results of X0 and X1

[Ladder Mode]

[List Mode]




#### Point

- The MEP and MEF instructions will occasionally not function properly when pulse conversion is conducted for a contact that has been indexed by a subroutine program or by the FOR to NEXT instructions. If pulse conversion is to be conducted for a contact that has been indexed by a subroutine program or by the FOR to NEXT instructions, use the EGP/EGF instructions.
- The MEP or MEF instruction operates based on the operation result performed starting from the LD instruction immediately before the MEP or MEF instruction to immediately before the MEP or MEF instruction. Therefore, use them at the same position as that of the AND instruction.  
The MEP and MEF instructions cannot be used at the LD or OR position.

## 5.2.5 EGP, EGF

Basic High performance Process Redundant Universal LCPU



Ⓓ : Edge relay number where operation results are stored (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other V
	Bit	Word		Bit	Word				
Ⓓ									○

### Function

#### EGP

- Operation results up to the EGP instruction are stored in memory by the edge relay (V).
- Goes ON (continuity status) at the leading edge (OFF to ON) of the operation result up to the EGP instruction. If the operation result up to the EGP instruction is other than a leading edge (i.e., from ON to ON, ON to OFF, or OFF to OFF), it goes OFF (non-continuity status).
- The EGP instruction is used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
- The EGP instruction can be used like an AND instruction.

#### EGF

- Operation results up to the EGF instruction are stored in memory by the edge relay (V).
- Goes ON at the trailing edge (from ON to OFF) of the operation result up to the EGF instruction. If the operation result up to the EGF instruction is other than a trailing edge (i.e., from OFF to ON, ON to ON, or OFF to OFF), it goes OFF (non-continuity status).
- The EGF instruction is used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
- The EGF instruction can be used like an AND instruction.

### Operation Error


- There is no operation error in the EGP or EGF instruction.

## Program Example

(1) A program using the EGP instruction in the subroutine program using the EGD instruction


[Ladder Mode]

[List Mode]



Step	Instruction	Device
0	LD	SM400
1	MOV	K0 Z0
4	CALL	P0
6	MOV	K1 Z0
9	CALL	P0
11	FEND	
12	LD	X0Z0
13	LD	V0Z0
14	EGP	D0Z0
15	INC	D0Z0
17	RET	
18	END	

[Operation]




### Point

1. The EGP or EGF instruction operates based on the operation result performed starting from the LD instruction immediately before the EGP or EGF instruction to immediately before the EGP or EGF instruction. Therefore, use them at the same position as that of the AND instruction.

(Refer to Page 124, Section 5.1.1.)

The EGP and EGF instruction cannot be used at the position of the LD or OR instruction.

2. EGP and EGF instructions cannot be used at the ladder block positions shown below.



# 5.3 Output Instructions

## 5.3.1 OUT

Basic High performance Process Redundant Universal LCPU



Ⓧ : Number of the device to be turned ON and OFF (bits)

Setting Data	Internal Devices		R, ZR	JOG		U:G	Zn	Constants	Other DY
	Bit	Word		Bit	Word				
Ⓧ	○ (Other than T, C, or F)			○			—		○

### Function

(1) Operation results up to the OUT instruction are output to the designated device.

(a) When Using Bit Devices

Operation Results	Coil
OFF	OFF
ON	ON

(b) When Bit Designation has been Made for Word Device

Operation Results	Bit Designated
OFF	0
ON	1


### Operation Error

(1) There is no operation error in the OUT instruction.

### Program Example

(1) When using bit devices

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X5
1	OUT	Y33
2	LD	X6
3	OUT	Y34
4	OUT	Y35
5	END	


(2) When bit designation has been made for word device

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X5
1	OUT	D0.5
2	LD	X6
3	OUT	D0.6
4	OUT	D0.7
5	END	



**Remark**

The number of basic steps for the OUT instructions is as follows:

- When using internal device or file register (R): 1
- When using direct access output (DY): 2
- When using serial number access format file register


(Only for Universal model QCPU and LCPU): 2

(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3

- Devices other than above: 3

### 5.3.2 OUT T, OUTH T, OUT ST, OUTH ST

Basic High performance Process Redundant Universal LCPU



ⓐ : Timer number (bit)  
 Set value: Value set for timer (BIN 16 bits \*1)

Setting Data	Internal Devices		R, ZR	J		U/G	Zn	Constants K	Other
	Bit	Word		Bit	Word				
ⓐ	○ (Only T)	—	—	—	—	—	—	—	—
Set value	—	○ (Other than T, C)	○	—	○	—	—	○ *2	—

\*1: The value setting for the timer cannot be designated indirectly.



See Page 100, Section 3.4 for further information on indirect designation.

\*2: Timer values can be set only as a decimal constant (K). Hexadecimal constants (H) and real numbers cannot be used for timer settings.

### Function

- (1) When the operation results up to the OUT instruction are ON, the timer coil goes ON and the timer counts up to the value that has been set; when the time up status (total numeric value is equal to or greater than the setting value), the contact responds as follows:

A Contact	Continuity
B Contact	Non-continuity

## OUT T, OUTH T, OUT ST, OUTH ST

(2) The contact responds as follows when the operation result up to the OUT instruction is a change from ON to OFF:

Type of Timer	Timer Coil	Present Value of Timer	Prior to Time Up		After Time Up	
			A Contact	B Contact	A Contact	B Contact
Low speed timer	OFF	0	Non-continuity	Continuity	Non-continuity	Continuity
High speed timer						
Low speed retentive timer	OFF	Maintains the present value	Non-continuity	Continuity	Continuity	Non-continuity
High speed retentive timer						

(3) To clear the present value of a retentive timer and turn the contact OFF after time up, use the RST instruction.

(4) A negative number (-32768 to -1) cannot be set as the setting value for the timer.\*<sup>3</sup>

If the setting value is 0, the timer will time out when the time the OUT instruction is executed.

\*3: When specifying a setting value for the timer using a word device (D, W, R, ZR, J□\□ or U□\□), whether the value is in the setting range is not checked. Check the value in the user program so that a negative number is not set.

(5) The following processing is conducted when the OUT instruction is executed:

- OUT T□ coil turned ON or OFF
- OUT T□ contact turned ON or OFF
- OUT T□ present value updated

In cases where a JMP instruction or the like is used to jump to an OUT T□ instruction while the OUT T□ instruction is ON, no present value update or contact ON/OFF operation is conducted.

Also, if the same OUT T□ instruction is conducted two or more times during the same scan, the present value of the number of repetitions executed will be updated.

(6) Indexing for timer coils or contacts can be conducted only by Z0 or Z1.

Timer setting value has no limitation for indexing.

### Remark

1. Timer's time limit

Time limit of the timer is set in the PLC system of the PLC parameter dialog box.

Type of Timer	Basic Model QCPU, High Performance model QCPU, Process CPU, Redundant CPU		Universal model QCPU, LCPU	
	Setting Range	Setting Unit	Setting Range	Setting Unit
Low speed timer	1 ms to 1000 ms (Default: 100 ms)	1 ms	1 ms to 1000 ms (Default: 100 ms)	1 ms
Low speed retentive timer				
High speed timer	0.1 ms to 100.0 ms (Default: 10.0 ms)	0.1 ms	0.01 ms to 100.0 ms (Default: 10.0 ms)	0.01 ms
High speed retentive timer				

2. For information on timer counting methods, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.

3. The number of basic steps of the OUT C□ instruction is 4.

## Operation Error

(1) There is no operation error in the OUT instruction.




## Caution


- (1) When creating a program in which the operation the timer contact triggers the operation of other timer, create the program for the timer that operates later first.
- In the following cases, all timers go ON at the same scan if the program is created in the order the timers operate.
- If the set value is smaller than a scan time.
  - If "1" is set

### Example

- For timers T0 to T2, the program is created in the order the timer operates later.




- For timers T0 to T2, the program is created in the order of timer operation.



## Program Example

- (1) The following program turns Y10 and Y14 ON 10 seconds after X0 has gone ON.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	OUT	T1 K100
5	LD	T1
6	OUT	Y10
7	OUT	Y14
8	END	

\*3: The setting value of the low-speed timer indicates its default time limit (100 ms).

# OUT C

(2) The following program uses the BCD data at X10 to X1F as the timer's set value.

[Ladder Mode]




Converts the BCD data at X10 to X1F to BIN and stores the converted value at D10.  
When X2 is turned ON, T2 starts measurement using the data stored in D10 as the set value.  
Y15 goes ON at the count-up of T2.

[List Mode]

Step	Instruction	Device
0	LD	X0
1	BINP	K4X10 D10
4	LD	X2
5	OUT	T2 D10
9	LD	T2
10	OUT	Y15
11	END	

(3) The following program turns Y10 ON 250 ms after X0 goes ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	OUTH	T0 K25
5	LD	T0
6	OUT	Y10
7	END	

\*4: The setting value of the high-speed timer indicates its default time limit (10 ms).

## 5.3.3 OUT C

Basic High performance Process Redundant Universal LCPU




Ⓞ : Counter number (bits)

Set value: Counter setting value (BIN 16 bits<sup>\*1</sup>)

Setting Data	Internal Devices		R, ZR	J <small>IND</small>		U <small>ANG</small>	Zn	Constants K	Other
	Bit	Word		Bit	Word				
Ⓞ	○ (Only C)	—	—	—	—	—	—	—	—
Set value	—	○ (Other than T, C)	○	—	—	○	—	○ <sup>*2</sup>	—

\*1: Counter value cannot be set by indirect designation.



See Page 100, Section 3.4 for further information on indirect designation.

\*2: Counter value can be set only with a decimal constant (K). A hexadecimal constant (H) or a real number cannot be used for the counter value setting.

## Function

- (1) When the operation results up to the OUT instruction change from OFF to ON, 1 is added to the present value (count value) and the count up status (present value  $\geq$  set value), and the contacts respond as follows:

A Contact	Continuity
B Contact	Non-continuity

- (2) No count is conducted with the operation results at ON. (There is no need to perform pulse conversion on count input.)
- (3) After the count up status is reached, there is no change in the count value or the contacts until the RST instruction is executed.
- (4) A negative number (-32768 to -1) cannot be set as the setting value for the timer.  
If the set value is 0, the processing is identical to that which takes place for 1.
- (5) Indexing for the counter coil and contact can use only Z0 and Z1.  
Counter setting value has no limitation for indexing.

### Remark

- For counter counting methods, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
- The number of basic steps of the OUT C□□ instruction is 4.


## Operation Error

- (1) There is no operation error in the OUT instruction.

## Program Example

- (1) The following program turns Y30 ON after X0 has gone ON 10 times, and resets the counter when X1 goes ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	OUT	C10 K10
5	LD	C10
6	OUT	Y30
7	LD	X1
8	RST	C10
12	END	

- (2) The following program sets the value for C10 at 10 when X0 goes ON, and at 20 when X1 goes ON.

[Ladder Mode]



Stores 10 at D0 when X0 goes ON.

Stores 20 at D0 when X1 goes ON.

C10 executes counting using the data stored in D0 as the set value.

Y30 goes ON at the count-up of C10.

[List Mode]

Step	Instruction	Device
0	LD	X0
1	ANI	X1
2	MOVP	K10 D0
4	LD	X1
5	ANI	X0
6	MOVP	K20 D0
8	LD	X3
9	OUT	C10 D0
13	LD	C10
14	OUT	Y30
15	END	

### 5.3.4 OUT F

Basic High performance Process Redundant Universal LCPU



ⓐ : Number of the annunciator to be turned ON (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
ⓐ	○ (Only F)					—			

### Function

- Operation results up to the OUT instruction are output to the designated annunciator.
- The following responses occur when an annunciator (F) is turned ON.
  - The "USER"/"ERR." LED goes ON.
  - The annunciator numbers which are ON (F numbers) are stored in special registers (SD64 to SD79).
  - The value of SD63 is incremented by 1.
- If the value of SD63 is 16 (which happens when 16 annunciators are already ON), even if a new annunciator is turned ON, its number will not be stored at SD64 to SD79.
- The following responses occur when the annunciator is turned OFF by the OUT instruction.
 

The coil goes OFF, but there are no changes in the status of the "USER" / "ERR." LED and the contents of the values stored in SD63 to SD79.

Use the RST F instruction to make the "USER"/"ERR." LED go OFF as well as to delete the annunciator which was turned OFF by the OUT F instruction from SD63 to SD79.

### Operation Error

- There is no operation error in the OUT instruction.

**Remark**


- For details of annunciators, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
- The number of basic steps for the OUT module F instruction is 2.
- The table below shows which CPU module features either the LED display device on front of the CPU module or "USER" LED.

Type of LED	CPU Module Type Name
"USER" LED	High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU, LCPU
"ERR." LED	Basic model QCPU

## Program Example

(1) The following program turns F7 ON when X0 goes ON, and stores the value 7 from SD64 to SD79.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	OUT	F7
3	END	

[Operation]



### 5.3.5 SET

Basic High performance Process Redundant Universal LCPU



Ⓧ : Bit device number to be set (ON)/Word device bit designation (bits)


Setting Data	Internal Devices		R, ZR	JOG		UIG	Zn	Constants	Other BL, DY
	Bit	Word		Bit	Word				
Ⓧ	○	○ (Other than T, C)			○		—		○

### Function

(1) When the execution command is turned ON, the status of the designated devices becomes as shown below:

Device	Device Status
Bit device	Coils and contacts turned ON
When Bit Designation has been Made for Word Device	Designation bit set at 1

(2) Devices turned ON by the instruction remain ON when the same command is turned OFF. Devices turned ON by the SET instruction can be turned OFF by the RST instruction.



(3) When the execution command is OFF, the status of devices does not change.


## Operation Error

(1) There is no operation error in the SET instruction.

## Program Example

(1) The following program sets Y8B (ON) when X8 goes ON, and resets Y8B (OFF) when X9 goes ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X8
1	SET	Y8B
2	LD	X9
3	RST	Y8B
4	END	

(2) The following program sets the value of D0 bit 5 (b5) to 1 when X8 goes ON, and set the bit value to 0 when X9 goes ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X8
1	SET	D0.5
2	LD	X9
3	RST	D0.5
4	END	

### Remark

- The number of basic steps for the SET instruction is as follows:
  - When internal device or file register (R0 to R32767) are in use: 1
  - When direct access output (DY) or SFC program device (BL) are in use: 2
  - When using serial number access format file register (Only for Universal model QCPU and LCPU): 2 (Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3
  - When some other device is in use: 3
- When using X as a device, use the device numbers that are not used for the actual input. If the same number is used for the actual input device and input X, the data of the actual input will be written over the input X specified in the SET instruction.

## 5.3.6 RST

Basic High performance Process Redundant Universal LCPU



Ⓣ : Bit device number to be reset/ Word device bit designation (bits) Word device number to be reset (BIN 16 bits)  
Word device number to be reset (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other DY
	Bit	Word		Bit	Word				
Ⓣ								—	○

## Function

- (1) When the execution command is turned ON, the status of the designated devices becomes as shown below:

Device	Device Status
Bit device	Turns coils and contacts OFF
Timers and counters	Sets the present value to 0, and turns coils and contacts OFF
When Bit Designation has been Made for Word Device	Sets value of designated bit to 0
Word devices other than timers and counters	Sets contact to 0

- (2) When the execution command is OFF, the status of devices does not change.  
 (3) The functions of the word devices designated by the RST instruction are identical to the following ladder:



## Operation Error

- (1) There is no operation error in the RST instruction.

### Remark

The basic number of steps of the RST instruction is as follows.

a) For bit processing

- Internal device (bit to be specified by bit device or word device): 1
- Direct access output: 2
- Timer, counter: 4
- When using serial number access format file register  
(Only for Universal model QCPU and LCPU): 2  
(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3
- Other than above: 3


b) For word processing

- Internal device: 2
- Index register: 2
- When using serial number access format file register  
(Only for Universal model QCPU and LCPU): 2  
(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3
- Other than above: 3

## Program Example

- (1) The following program sets the value of the data register to 0.

[Ladder Mode]




[List Mode]

Steps	Instruction	Device
0	LD	X0
1	MOV	K4X10 D8
3	LD	X5
4	RST	D8
6	END	

## SET F, RST F

(2) The following program resets the 100 ms retentive timer and counter.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X4
1	OUT	ST225 K18000
5	LD	ST225
6	OUT	C23 K16
10	RST	ST225
14	LD	C23
15	OUT	Y55
16	LD	X5
17	RST	C23
21	END	

## 5.3.7 SET F, RST F

Basic High performance Process Redundant Universal LCPU



SET  $\textcircled{D}$ : Number of the annunciator to be set (F number) (bits)

RST  $\textcircled{D}$ : Number of the annunciator to be reset (F number) (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
$\textcircled{D}$	$\textcircled{O}$ (Only F)					—			

## Function

### SET

(1) The annunciator designated by  $\textcircled{D}$  is turned ON when the execution command is turned ON.

(2) The following responses occur when an annunciator (F) is turned ON.

- The "USER" LED goes ON.\*1
- The annunciator numbers which are ON (F numbers) are stored in special registers (SD64 to SD79).
- The value of SD63 is incremented by 1.

\*1: When using the Basic model QCPU, the "ERR."LED goes ON.

(3) If the value of SD63 is 16 (which happens when 16 annunciators are already ON), even if a new annunciator is turned ON, its number will not be stored at SD64 to SD79.

### RST

(1) The annunciator designated by  $\textcircled{D}$  is turned OFF when the execution command is turned ON.

(2) The annunciator numbers (F numbers) of annunciators that have gone OFF are deleted from the special registers (SD64 to SD79), and the value of SD63 is decremented by 1.



**Remark**


1. For details of annunciators, refer to the User's Manual (Functions Explanation Program Fundamentals) for the CPU module used.
2. The number of basic steps for the SET F and RST F instructions is 2.

(3) When the value of SD63 is "16", the annunciator numbers are deleted from SD64 to SD79 by the use of the RST instruction. If the annunciators whose numbers are not registered in SD64 to SD79 are ON, these numbers will be registered.

If all annunciator numbers from SD64 to SD79 are turned OFF, the LED display device on the front of the CPU module, or the "USER" LED, will be turned OFF.\*2

\*2: When using the Basic model QCPU, the "ERR." LED goes OFF.

**[Operations which take place when SD63 is 16]**



5


**Operation Error**

(1) There is no operation error in the SET F or RST F instruction.

**Program Example**

(1) The following program turns annunciator F11 ON when X1 goes ON, and stores the value 11 at the special register (SD64 to SD79). Further, the program resets annunciator F11 if X2 goes ON, and deletes the value 11 from the special registers (SD64 to SD79).


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X1
1	SET	F11
3	LD	X2
4	RST	F11
6	END	

[Operation]



5.3 Output Instructions  
5.3.7 SET F, RST F

# 5.3.8 PLS, PLF

Basic High performance Process Redundant Universal LCPU



Ⓧ : Pulse conversion device (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other DY
	Bit	Word		Bit	Word				
Ⓧ							—		○


## Function

### PLS


- Turns ON the designated device when the execution command is turned OFF → ON, and turns OFF the device in any other case the execution command is turned OFF → ON (i.e., at ON → ON, ON → OFF or OFF → OFF of the execution command).

When there is one PLS instruction for the device designated by Ⓧ during one scan, the specified device turns ON one scan.

See Page 115, Section 3.9 for the operation to be performed when the PLS instruction for the same device is executed more than once during one scan.



- If the RUN/STOP key switch is changed from RUN to STOP after the execution of the PLS instruction, the PLS instruction will not be executed again even if the switch is set back to RUN.



- When designating a latch relay (L) for the execution command and turning the power supply OFF to ON with the latch relay ON, the execution command turns OFF to ON at the first scan, executing the PLS instruction and turning ON the designated device.


The device turned ON at the first scan after power-ON turns OFF at the next PLS instruction.

## PLF

- Turns ON the designated device when the execution command is turned ON → OFF, and turns OFF the device in any other case the execution command is turned ON → OFF (i.e., at OFF → OFF, OFF → ON or ON → ON of the execution command).

When there is one PLF instruction for the device designated by ① during one scan, the specified device turns ON one scan.

See Page 115, Section 3.9 for the operation to be performed when the PLF instruction for the same device is executed more than once during one scan.



- If the RUN/STOP key switch is changed from RUN to STOP after the execution of the PLF instruction, the PLF instruction will not be executed again even if the switch is set back to RUN.

### Point

Note that the device designated by ① may remain ON for more than one scan if the PLS or PLF instruction is jumped by the CJ instruction or if the executed subroutine program was not called by the CALL instruction.


## Operation Error

- There is no operation error in the PLS or PLF instruction.

## Program Example

- The following program executes the PLS instruction when X9 goes ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X9
1	PLS	M9
3	END	

[Timing Chart]



- The following program executes the PLF instruction when X9 goes OFF.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X9
1	PLF	M9
3	END	

[Timing Chart]



### 5.3.9 FF

Basic High performance Process Redundant Universal LCPU



Ⓣ : Device number of the device to be reversed (bits)

Setting Data	Internal Devices		R, ZR	J <small>□</small> □ <small>□</small>		U <small>□</small> □ <small>□</small>	Zn	Constants	Other DY
	Bit	Word		Bit	Word				
Ⓣ							—		○

## Function

- (1) Reverses the output status of the device designated by Ⓣ when the execution command is turned OFF → ON.

Device	Device Status	
	Prior to FF Execution	After FF Execution
Bit device	OFF	ON
	ON	OFF
Bit designated for word device	0	1
	1	0


## Operation Error

- (1) There is no operation error in the FF instruction.

## Program Example

- (1) The following program reverses the output of Y10 when X9 goes ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X9
1	FF	Y10
3	END	


[Timing Chart]




(2) The following program reverses b10 (bit 10) of D10 when X0 goes ON.

[Ladder Mode]

[List Mode]




[Timing Chart]



### 5.3.10 DELTA, DELTAP

Basic High performance Process Redundant Universal LCPU

5



Ⓧ : Bit for which pulse conversion is to be conducted (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other DY
	Bit	Word		Bit	Word				
Ⓧ									○


### Function

(1) Conducts pulse output of direct access output (DY) designated by Ⓧ.


If DELTA DY0 has been designated, the resulting operation will be identical to the ladder shown below, which uses the SET/RST instructions.

[Ladder using the DELTA instruction]

[Ladder using the SET/RST instructions]



[Operation]



(2) The DELTA (P) instruction is used by commands for leading edge execution for an intelligent function module.

5.3 Output Instructions  
5.3.10 DELTA, DELTAP

## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The specified direct access output number exceeds the CPU module output range.	○	○	○	○	○	○

## Program Example

(1) The following program presets CH1 of the AD61 mounted at slot 0 of the main base unit, when X20 goes ON.

[Ladder Mode]



Stores preset value (0) at addresses 1 and 2 of the AD61 buffer memory.  
Outputs the preset command.

[List Mode]

Step	Instruction	Device
0	LD	X20
1	DMOV	K0 U0%G1
6	DELTAP	DY11
8	END	

# 5.4 Shift Instructions

## 5.4.1 SFT, SFTP

Basic High performance Process Redundant Universal LCPU




Ⓣ : Device number to shift (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other DY
	Bit	Word		Bit	Word				
Ⓣ	○ (Other than T, C)						—		○

### Function


(1) When bit device is used

- (a) Shifts to a device designated by Ⓣ the ON/OFF status of the device immediately prior to the one designated by Ⓣ, and turns the prior device OFF.  
For example, if M11 has been designated by the SFT instruction, when the SFT instruction is executed, it will shift the ON/OFF status of M10 to M11, and turn M10 OFF.
- (b) Turn the first device to be shifted ON with the SET instruction.
- (c) When the SFT and SFTP are to be used consecutively, the program starts from the device with the larger number.



(2) When word device bit designation is used

- (a) Shifts to a bit in the device designated by Ⓣ the 1/0 status of the bit immediately prior to the one designated by Ⓣ, and turns the prior bit to 0.  
For example, if D0.5 (bit 5 [b5] of D0) has been designated by the SFT instruction, when the SFT instruction is executed, it will shift the 1/0 status of b4 of D0 to b5, and turn b4 to 0.



## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points of the specified device exceed those of the corresponding device.	○	○	○	○	○	○


## Program Example

(1) The following program shifts Y57 to Y5B when X8 goes ON.

[Ladder Mode]



[Timing Chart]



[List Mode]


Step	Instruction	Device
0	LDP	X8
1	SFT	Y5B
3	SFT	Y5A
5	SFT	Y59
7	SFT	Y58
9	LDP	X7
10	SET	Y57
11	END	



# 5.5 Master Control Instructions

## 5.5.1 MC, MCR

Basic High performance Process Redundant Universal LCPU




n : Nesting (N0 to N14) (Nesting)  
 Ⓣ : Device number to be turned ON (bits)

Setting Data	Internal Devices		R, ZR	JOG		U:IG	Zn	Constants	Other	
	Bit	Word		Bit	Word				N	DY
n				—			—		○	—
Ⓣ				○			—		—	○

### Function

The master control instruction is used to enable the creation of highly efficient ladder switching sequence programs, through the opening and closing of a common bus for ladders.

A ladder using the master control is as follows:



#### Remark

Inputting of contacts on the vertical bus is not necessary when programming in the write mode of a peripheral device. These will be automatically displayed when the "conversion" operation is conducted after the creation of the ladder and then "read" mode is set.

5

5.5 Master Control Instructions  
 5.5.1 MC, MCR

**MC**

- (1) If the execution command of the MC instruction is ON when master control is started, the result of the operation from the MC instruction to the MCR instruction will be exactly as the instruction (ladder) shows.  
 If the execution command of the MC instruction is OFF, the result of the operation from the MC instruction to the MCR instruction will be as shown below:

Device	Device Status
High speed timer Low speed timer	Count value goes to 0, coils and contacts all go OFF.
High speed retentive timer Low speed retentive timer Counter	Coils go OFF, but counter values and contacts all maintain current status.
Devices in OUT instruction	All turned OFF
SET, RST SFT Basic, Application	Devices in the following instructions: Maintain current status
}	

- (2) Even when the MC instruction is OFF, instructions from the MC instruction to the MCR instruction will be executed, so scan time will not be shortened.

**Point**

When a ladder with master control contains instructions that do not require any contact instruction (such as FOR to NEXT, EI, DI instructions), the CPU module executes these instructions regardless of the ON/OFF status of the MC instruction execution command.

- (3) By changing the device designated by Ⓢ, the MC instruction can use the same nesting (N) number as often as desired.  
 (4) Coils from devices designated by Ⓢ are turned ON when the MC instruction is ON.  
 Further, using these same devices with the OUT instruction or other instructions will cause them to become double coils, so devices designated by Ⓢ should not be used within other instructions.

**MCR**

- (1) This is the instruction for recovery from the master control, and indicates the end of the master control range of operation.  
 (2) Do not place contact instructions before the MCR instruction.  
 (3) Use the MC instruction and MCR instruction of the same nesting number as a set.  
 However, when the MCR instructions are nested in one place, all master controls can be terminated with the lowest nesting (N) number.  
 (Refer to the "Precautions for nesting" in the program example.)

**Operation Error**

- (1) There is no operation error in the MC or MCR instruction.


# Program Example

The master control instruction can be used in nesting. The different master control regions are distinguished by nesting (N). Nesting can be performed from N0 to N14.


The use of nesting enables the creation of ladders which successively limit the execution condition of the program.

A ladder using nesting would appear as shown below:

[Ladder as displayed in the GPP ladder mode]



[Ladder as it actually operates]



5

5.5 Master Control Instructions  
5.5.1 MC, MCR

### Cautions when Using Nesting Architecture


(1) Nesting can be used up to 15 times (N0 to N14)

When using nesting, nests should be inserted from the lower to higher nesting number (N) with the MC instruction, and from the higher to the lower order with the MCR instruction.


If this order is reversed, there will be no nesting architecture, and the CPU module will not be capable of performing correct operations. For example, if nesting is designated in the order N1 to N0 by the MC instruction, and also designated in the N1 to N0 order by the MCR instruction, the vertical bus will intersect and a correct master control ladder will not be produced.

[Ladder as displayed in the GPP ladder mode]

[Ladder as it actually operates]



(2) If the nesting architecture results in MCR instructions concentrated in one location, all master controls can be terminated by use of just the lowest nesting number (N).



# 5.6 Termination Instructions

## 5.6.1 FEND


Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J <sub>00</sub>		U <sub>00</sub> G <sub>00</sub>	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

### Function

- (1) The FEND instruction is used in cases where the CJ instruction or other instructions are used to cause a branch in the sequence program operations, and in cases where the main routine program is to be split from a subroutine program or an interrupt program.
- (2) Execution of the FEND instruction will cause the CPU module to terminate the program it was executing.
- (3) Even sequence programs following the FEND instruction can be displayed in ladder display at a peripheral device. (Peripheral devices continue to display ladders until encountering the END instruction.)



(a) When the CJ instruction is used

(b) When there are subroutine and interrupt programs

5

5.6 Termination Instructions  
5.6.1 FEND

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	The FEND instruction was executed after the execution of the FOR instruction, and before the execution of the NEXT instruction.	○	○	○	○	○	○
4211	The FEND instruction was executed after the execution of the CALL, FCALL, ECALL, or EFCALL instruction, and before the execution of the RET instruction.	○	○	○	○	○	○
4221	The FEND instruction was executed before the execution of the IRET instruction in an interrupt program.	○	○	○	○	○	○
4230	The FEND instruction was executed between the CHKCIR and CHKEND instructions.	○	○	○	○	○	○
4231	The FEND instruction was executed between the IX and IXEND instructions.	○	○	○	○	○	○

## Program Example

(1) The following program uses the CJ instruction.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	OUT	Y20
2	LD	X0B
3	CJ	P23
5	LD	X13
6	OUT	Y30
7	LD	X14
8	OUT	Y31
9	FEND	
10	P23	
11	LD	X1
12	OUT	Y22
13	END	

# 5.6.2 END

Basic High performance Process Redundant Universal LCPU




Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									


5

## Function

- (1) Indicates termination of programs, including main routine program, subroutine program, and interrupt programs. Execution of the END instruction will cause the CPU module to terminate the program that was being executed.



- (2) The END instruction cannot be used during the execution of the main sequence program. If it is necessary to perform END processing during the execution of a program, use the FEND instruction.
- (3) When programming in the ladder mode of a peripheral device, it is not necessary to input the END instruction.
- (4) The use of the END and FEND instructions is broken down as follows for main routine programs, subroutine programs, and interrupt programs:



5.6 Termination Instructions  
5.6.2 END

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	The END instruction was executed before the execution of the NEXT instruction and after the execution of the FOR instruction.	○	○	○	○	○	○
4211	The END instruction was executed before the execution of the RET instruction and after the execution of the CALL, FCALL, ECALL, or EFCALL instruction.	○	○	○	○	○	○
4221	The END instruction was executed before the execution of the IRET instruction in an interrupt program.	○	○	○	○	○	○
4230	The END instruction was executed between the CHKCIR to CHKEND instructions.	○	○	○	○	○	○
4231	The END instruction was executed between the IX to IXEND instructions.	○	○	○	○	○	○



## 5.7 Other instructions

### 5.7.1 STOP


Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J000		U000	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

### Function

- Resets the output (Y) and stops the CPU module operation when the execution command is turned ON.  
(The same result will take place if switch is turned to the STOP setting.)
- Execution of the STOP instruction will cause the value of b4 to b7 of the special register SD203 to become "3".



- In order to restart CPU module operations after the execution of the STOP instruction, return switch, which has been changed from RUN to STOP, back to the RUN position.

### Operation Error


- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	The STOP instruction was executed before the execution of the NEXT instruction and after the execution of the FOR instruction.	○	○	○	○	○	○
4211	The STOP instruction was executed before the execution of the RET instruction and after the execution of the CALL/FCALL/ECALL/EFCALL/XCALL instruction.	—	—	—	—	○	○
4221	The STOP instruction was executed before the execution of the IRET instruction in an interrupt program.	○	○	○	○	○	○
4223	The STOP instruction was executed in the fixed scan execution type program.	○	○	○	○	○	○
4230	The STOP instruction was executed between the CHKCIR to CHKEND instructions.	○	○	○	○	○	○
4231	The STOP instruction was executed between the IX to IXEND instructions.	○	○	○	○	○	○

## Program Example

(1) The following program stops the CPU module when X8 goes ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X8
1	STOP	
2	LD	X0A
3	OUT	Y13
4	LD	X0B
5	OUT	Y23
6	END	

### 5.7.2 NOP, NOPLF, PAGE n

Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small>	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

## Function

### NOP

- (1) This is a no operation instruction that has no impact on any operations up to that point.
- (2) The NOP instruction is used in the following cases:
  - (a) To insert space for sequence program debugging.
  - (b) To delete an instruction without having to change the number of steps. (Replace the instruction with NOP.)
  - (c) To temporarily delete an instruction.

## NOPLF

- (1) This is a no operation instruction that has no impact on any operations up to that point.
- (2) The NOPLF instruction is used when printing from a peripheral device to force a page change at any desired location.
  - (a) When printing ladders
    - A page break will be inserted between ladder blocks with the presence of the NOPLF instruction.
    - The ladder cannot be displayed correctly if an NOPLF instruction is inserted in the midst of a ladder block.  
Do not insert an NOPLF instruction in the midst of a ladder block.
  - (b) When printing instruction lists
    - The page will be changed after the printing of the NOPLF instruction.
- (3) Refer to the Operating Manual for the peripheral device in use for details of printouts from peripheral devices.

## PAGE n

- (1) This is a no operation instruction that has no impact on any operations up to that point.
- (2) No processing is performed at peripheral devices with this instruction.

## Operation Error


- (1) There is no operation error in the NOP, NOPLF, or PAGE instruction.

## Program Example

### NOP

- (1) Contact closed ... Deletes the AND or ANI instruction.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X8
1	AND	Y97
2	ANI	Y96
3	OUT	Y12
4	END	


Step	Instruction	Device
0	LD	X8
1	NOP	
2	ANI	Y96
3	OUT	Y12
4	END	

# NOP, NOPLF, PAGE n

(2) Contact closed ... LD, LDI changed to NOP. (Note carefully that changing the LD and LDI instructions to NOP completely changes the nature of the ladder.)

[Ladder Mode]

Before change



After change




[List Mode]

Step	Instruction	Device
0	LD	X0
1	OUT	Y16
2	LD	X56
3	AND	T3
4	OUT	Y66
5	END	


Step	Instruction	Device
0	LD	X0
1	OUT	Y16
2	NOP	
3	AND	T3
4	OUT	Y66
5	END	

[Ladder Mode]

Before change



After change




[List Mode]

Step	Instruction	Device
0	LD	X0
1	OUT	Y16
2	LD	X56
3	AND	T3
4	OUT	Y66
5	END	

Step	Instruction	Device
0	LD	X0
1	OUT	Y16
2	NOP	
3	LD	T3
4	OUT	Y66
5	END	

## NOPLF


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	MOV	K1 D30
3	MOV	K2 D40
5	NOPLF	
6	LD	X1
7	OUT	Y40
8	END	

- Printing the ladder will result in the following:



NOPLF instruction, inserted as a delimiter of ladder blocks, causes print out page to be changed forcibly.


- Printing an instruction list with the NOPLF instruction will result in the following:



Changes print output page after printing NOPLF.

### PAGE n

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	PAGE	K5
1	LD	X0
2	AND	X1
3	OUT	Y0
4	LD	X2
5	NOP	
6	OUT	Y1
7	NOPLF	
8	PAGE	K6
9	LD	X3
10	OUT	Y2
11	END	

# CHAPTER 6 BASIC INSTRUCTIONS

## 6.1 Comparison Operation Instructions

### 6.1.1 =, <>, >, <=, <, >=

Basic High performance Process Redundant Universal LCPU



S1, S2: Data for comparison or head number of the devices where the data for comparison is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
S1									—
S2									—

### Function

- Treats BIN 16-bit data from device designated by S1 and BIN 16-bit data from device designated by S2 as a normally-open contact, and performs comparison operation.
- The results of the comparison operations for the individual instructions are as follows:

Instruction Symbol in	Condition	Comparison Operation Result	Instruction Symbol in	Condition	Comparison Operation Result
=	S2 = S1	Continuity	=	S1 ≠ S2	Non-continuity
<>	S1 ≠ S2		<>	S2 = S1	
>	S1 > S2		>	S1 ≅ S2	
<=	S1 ≅ S2		<=	S1 > S2	
<	S1 < S2		<	S1 ≅ S2	
>=	S1 ≅ S2		>=	S1 < S2	

- When S1 and S2 are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b15) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.


### Operation Error

- There is no operation error in the =, <>, >, <=, <, or >= instruction.

## Program Example

(1) The following program compares the data at X0 to XF with the data at D3, and turns Y33 ON if the data is identical.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD=	K4X0 D3
3	OUT	Y33
4	END	

(2) The following program compares BIN value K100 to the data at D3, and establishes continuity if the data in D3 is something other than 100.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	AND<>	K100 D3
4	OUT	Y33
5	END	

(3) The following program compares the BIN value 100 with the data at D3, and establishes continuity if the D3 data is less than 100.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	LD>	K100 D3
4	OR	M8
5	ANB	
6	OUT	Y33
7	END	

(4) The following program compares the data in D0 and D3, and if the data in D0 is equal to or less than the data in D3, establishes continuity.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	AND	M8
2	OR<=	D0 D3
5	OUT	Y33
6	END	

## 6.1.2 D=, D<>, D>, D<=, D<, D>=

Basic High performance Process Redundant Universal LCPU



Ⓢ1, Ⓢ2: Data for comparison or head number of the devices where the data for comparison is stored (BIN 32 bits)

Setting Data	Internal Devices		R, ZR	JⓈ		UⓈGⓈ	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1									—
Ⓢ2									—

## Function

- (1) Treats BIN 32-bit data from device designated by (S1) and BIN 32-bit data from device designated by (S2) as an a normally-open contact, and performs comparison operation.
- (2) The results of the comparison operations for the individual instructions are as follows:

Instruction Symbol in <input type="checkbox"/>	Condition	Comparison Operation Result	Instruction Symbol in <input type="checkbox"/>	Condition	Comparison Operation Result
D=	(S2) = (S1)	Continuity	D=	(S1) ≠ (S2)	Non-continuity
D<>	(S1) ≠ (S2)		D<>	(S2) = (S1)	
D>	(S1) > (S2)		D>	(S1) ≧ (S2)	
D<=	(S1) ≧ (S2)		D<=	(S1) > (S2)	
D<	(S1) < (S2)		D<	(S1) ≧ (S2)	
D>=	(S1) ≧ (S2)		D>=	(S1) < (S2)	

- (3) When (S1) and (S2) are assigned by a hexadecimal constant and the numerical value (8 to F) whose most significant bit (b31) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.
- (4) Data used for comparison should be designated by a 32-bit instruction (DMOV instruction, etc.).  
If designation is made with a 16-bit instruction (MOV instruction, etc.), comparisons of large and small values cannot be performed correctly.


## Operation Error

- (1) There is no operation error in the D=, D<>, D>, D<=, D<, or D>= instruction.

## Program Example

- (1) The following program compares the data at X0 to X1F with the data at D3 and D4, and turns Y33 ON, if the data at X0 to X1F and the data at D3 and D4 match.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LDD=	K8X0 D3
5	OUT	Y33
6	END	

- (2) The following program compares BIN value K38000 to the data at D3, and D4, and establishes continuity if the data in D3 and D4 is something other than 38000.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	ANDD<>	K38000 D3
6	OUT	Y33
7	END	

- (3) The following program compares BIN value K-80000 to the data at D3 and D4, and establishes continuity if the data in D3 and D4 is less than -80000.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	LDD>	K-80000 D3
6	OR	M8
7	ANB	
8	OUT	Y33
9	END	



- (4) The following program compares the data in D0 and D1 with the data in D3 and D4, and establishes continuity if the data in D0 and D1 is equal to or less than the data in D3 and D4.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	AND	M8
2	ORD<=	D0 D3
7	OUT	Y33
8	END	



### 6.1.3 E=, E<>, E>, E<=, E<, E>=

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



Ⓢ1, Ⓢ2: Data for comparison or head number of the devices where the data for comparison is stored (real number)

Setting Data	Internal Devices		R, ZR	JOG		U:IG	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	—	○	○ <sup>*1</sup>	○	○	—	
Ⓢ2	—	○	—	○	○ <sup>*1</sup>	○	○	—	


\*1: Available only in multiple Universal model QCPU and LCPU

- The 32-bit floating decimal point data from device designated by Ⓢ1 and 32-bit floating decimal point data from device designated by Ⓢ2 as A normally-open contact, and performs comparison operation.
- The results of the comparison operations for the individual instructions are as follows:

Instruction Symbol in [ ]	Condition	Comparison Operation Result	Instruction Symbol in [ ]	Condition	Comparison Operation Result
E=	Ⓢ2 = Ⓢ1	Continuity	E=	Ⓢ1 ≠ Ⓢ2	Non-continuity
E<>	Ⓢ1 ≠ Ⓢ2		E<>	Ⓢ2 = Ⓢ1	
E>	Ⓢ1 > Ⓢ2		E>	Ⓢ1 ≦ Ⓢ2	
E<=	Ⓢ1 ≦ Ⓢ2		E<=	Ⓢ1 > Ⓢ2	
E<	Ⓢ1 < Ⓢ2		E<	Ⓢ1 ≧ Ⓢ2	
E>=	Ⓢ1 ≧ Ⓢ2		E>=	Ⓢ1 < Ⓢ2	

#### Point

Note that use of the E= instruction can on occasion result in situations where errors cause the two values not to be equal.



## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0. *2	○	○	○	○	—	—
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, and $\pm \infty$ .	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program compares 32-bit floating decimal point real number data at D0 and D1 to 32-bit floating decimal point real number data at D3 and D4.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LDE=	D0 D3
3	OUT	Y33
4	END	

(2) The following program compares the floating decimal point real number 1.23 to the 32-bit floating decimal point real number data at D3 and D4.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	ANDE<>	E1.23 D3
5	OUT	Y33
6	END	

(3) The following program compares 32-bit floating decimal point real number data at D0 and D1 to 32-bit floating decimal point real number data at D3 and D4.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	LDE>	D0 D3
4	OR	M8
5	ANB	
6	OUT	Y3
7	END	

(4) The following program compares the 32-bit floating decimal point data at D0 and D1 to the floating decimal point real number 1.23.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	AND	M8
2	ORE<=	D0 E1.23
6	OUT	Y33
7	END	

# 6.1.4 ED=, ED<>, ED>, ED<=, ED<, ED>=

Basic
High performance
Process
Redundant
Universal
LCPU



Ⓢ1, Ⓢ2: Data for comparison or head number of the devices where the data for comparison is stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○					—	○	—
Ⓢ2	—	○					—	○	—

## Function

- The 64-bit floating decimal point real number from device designated by Ⓢ1 and 64-bit floating decimal point real number from device designated by Ⓢ2 as A normally-open contact, and performs comparison operation.
- The results of the comparison operations for the individual instructions are as follows:

Instruction Symbol in □	Condition	Comparison Operation Result	Instruction Symbol in □	Condition	Comparison Operation Result
ED=	Ⓢ2 = Ⓢ1	Continuity	ED=	Ⓢ1 ≠ Ⓢ2	Non-continuity
ED<>	Ⓢ1 ≠ Ⓢ2		ED<>	Ⓢ2 = Ⓢ1	
ED>	Ⓢ1 > Ⓢ2		ED>	Ⓢ1 ≯ Ⓢ2	
ED<=	Ⓢ1 ≯ Ⓢ2		ED<=	Ⓢ1 > Ⓢ2	
ED<	Ⓢ1 < Ⓢ2		ED<	Ⓢ1 ≧ Ⓢ2	
ED>=	Ⓢ1 ≧ Ⓢ2		ED>=	Ⓢ1 < Ⓢ2	


## Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○

## Program Example


- (1) The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.




- (2) The following program compares the floating decimal point real number 1.23 with the 64-bit floating decimal point real number data at D4 to D7.



- (3) The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.




- (4) The following program compares the 64-bit floating decimal point data at D0 to D3 with the floating decimal point real number 1.23.





## Caution

- (1) Since the number of digits of the real number that can be input by Programming Tool is up to 15 digits, the comparison with the real number whose number of significant digits is 16 or more cannot be made by the instruction shown in this section. When judging match/mismatch with the real number whose significant digits is 16 or more by the instruction in this section, compare it with the approximate values of the real number to be compared and judge by the sizes.

**Example** When judging the match of E1.234567890123456+10 (Number of significant digits is 16) and the double-precision floating-point data.



**Example** When judging the mismatch of E1.23456789012345+10 (Number of significant digits is 16) and the double-precision floating-point data.




Whether D0 to D3 is within this range is checked. (Values on boundaries are included.)

### 6.1.5 \$=, \$<>, \$>, \$<=, \$<, \$>=

Basic
High performance
Process
Redundant
Universal
LCPU

6




Ⓢ1, Ⓢ2: Data for comparison or head number of the devices where the data for comparison is stored (character string)

Setting Data	Internal Devices		R, ZR	J <small>IO</small>		U <small>IG</small>	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ1	—		○			—		○	—
Ⓢ2	—		○			—		○	—

### Function


- (1) Compares the character string data designated by Ⓢ1 with the character string data designated by Ⓢ2 as a normally-open contact.
- (2) A comparison operation involves the character-by-character comparison of the ASCII code of the first character in the character string.
- (3) The character string data of Ⓢ1 and Ⓢ2 for comparison refers to the data stored at the range from the designated device number to the device number where "00<sub>H</sub>" code is stored.
  - (a) If all character strings match, the comparison result will be matched.



Instruction Symbol in <input type="checkbox"/>	Comparison Operation Result	Instruction Symbol in <input type="checkbox"/>	Comparison Operation Result
\$=	Continuity	\$<=	Continuity
\$<>	Non-continuity	\$<	Non-continuity
\$>	Non-continuity	\$>=	Continuity


6.1 Comparison Operation Instructions

(b) If the character strings are different, the character string with the larger character code will be the larger.




Instruction Symbol in <input type="checkbox"/>	Comparison Operation Result	Instruction Symbol in <input type="checkbox"/>	Comparison Operation Result
\$=	Non-continuity	\$<=	Non-continuity
\$<>	Continuity	\$<	Non-continuity
\$>	Continuity	\$>=	Continuity

(c) If the character strings are different, the first different sized character code will determine whether the character string is larger or smaller.



Instruction Symbol in <input type="checkbox"/>	Comparison Operation Result	Instruction Symbol in <input type="checkbox"/>	Comparison Operation Result
\$=	Non-continuity	\$<=	Continuity
\$<>	Continuity	\$<	Continuity
\$>	Non-continuity	\$>=	Non-continuity

(4) If the character strings designated by Ⓢ1 and Ⓢ2 are of different lengths, the data with the longer character string will be larger.



Instruction Symbol in <input type="checkbox"/>	Comparison Operation Result	Instruction Symbol in <input type="checkbox"/>	Comparison Operation Result
\$=	Non-continuity	\$<=	Non-continuity
\$<>	Continuity	\$<	Non-continuity
\$>	Continuity	\$>=	Continuity


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The code "00 <sub>H</sub> " does not exist within the range of the relevant device, starting from the device specified by Ⓢ1 and Ⓢ2. The number of character strings of Ⓢ1 and Ⓢ2 exceeds 16383.	—	○	○	○	○	○

**Point**

The character string data comparison instruction checks the device range while comparing the designated character string data. For this reason, if the "00<sub>H</sub>" code does not exist in the relevant device range, the instruction outputs the comparison result instead of returning an operation error when no match of characters is detected.



Data of ①

D12287	B	A
W0	00 <sub>H</sub>	C

Data of ②


D10	Z	A
D11	00 <sub>H</sub>	C

If ① and ② data are as shown above, the second character of ① does not match with that of ②, and the comparison result is expressed as ① ≠ ② (the operation result is "non-conductive"). Though the "00<sub>H</sub>" code is not included within the ① device range, no operation error is returned, because the no-match is detected at D12287, which is within the device range.

## Program Example

- (1) The following program compares character strings stored following D0 and characters following D10.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD\$=	D0 D10
3	OUT	Y33
4	END	

- (2) The following program compares the character string "ABCDEF" with the character string stored following D10.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	AND\$<>	"ABCDEF" D10
7	OUT	Y33
8	END	

- (3) The following program compares the character string stored following D10 with the character string stored following D100.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	LD\$>	D10 D100
4	OR	M8
5	ANB	
6	OUT	Y33
7	END	

- (4) The following program compares the character string stored following D200 with the character string "12345".

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M3
1	AND	M8
2	OR\$<=	D200 "12345"
8	OUT	Y33
9	END	

# 6.1.6 BKCMP□, BKCMP□P

Basic High performance Process Redundant Universal LCPU




- Ⓢ1 : Data to be compared or head number of the devices where the data to be compared is stored (BIN 16 bits)
- Ⓢ2 : Head number of the devices where the comparison data is stored (BIN 16 bits)
- ⓓ : Head number of the devices where the comparison operation result will be stored (bits)
- n : Number of comparison data blocks (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J□□□		U□□□	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○				—		○	—
Ⓢ2	—	○				—		—	—
ⓓ	○	○				—		—	—
n	○	○				○		○	—

## Function

- (1) Compares BIN 16-bit data the nth point from the device number designated by Ⓢ1 with BIN 16-bit data the nth point from the device number designated by Ⓢ2, and stores the result from the device designated by ⓓ onward.
  - (a) If the comparison condition has been met, the device designated by ⓓ will be turned ON.
  - (b) If the comparison condition has not been met, the device designated by ⓓ will be turned OFF.



- (2) The comparison operation is conducted in 16-bit units.
- (3) The constant designated by Ⓢ1 can be between -32768 and 32767 (BIN 16-bit data).



- (4) The results of the comparison operations for the individual instructions are as follows:

Instruction Symbols	Condition	Comparison Operation Result	Instruction Symbols	Condition	Comparison Operation Result
BKCMP=	Ⓢ2 = Ⓢ1	ON (1)	BKCMP=	Ⓢ1 ≠ Ⓢ2	OFF (0)
BKCMP<>	Ⓢ1 ≠ Ⓢ2		BKCMP<>	Ⓢ2 = Ⓢ1	
BKCMP>	Ⓢ1 > Ⓢ2		BKCMP>	Ⓢ1 ≦ Ⓢ2	
BKCMP<=	Ⓢ1 ≦ Ⓢ2		BKCMP<=	Ⓢ1 > Ⓢ2	
BKCMP<	Ⓢ1 < Ⓢ2		BKCMP<	Ⓢ1 ≧ Ⓢ2	
BKCMP>=	Ⓢ1 ≧ Ⓢ2		BKCMP>=	Ⓢ1 < Ⓢ2	

- (5) If all comparison results stored n points from ⓓ are ON (1), SM704 (block comparison signal) goes ON.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceeds those of each device specified in ⑤, ⑥, or ⑦. The ranges of devices starting from the one specified in ⑤ and ⑦ overlap by n points. The ranges of devices starting from the one specified in ⑥ and ⑦ overlap by n points.	—	—	—	—	○	○

## Program Example

- (1) The following program compares, when X20 is turned ON, the data stored at D100 to D103 with the data stored at R0 to R3 and stores the operation result into the area starting from M10.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	BKCMPI	D100 R0 M10 D0
6	END	

[Operation]



- (2) The following program compares, when X1C is turned ON, the constant K1000 with the data stored at D10 to D13, and stores the operation result at b4 to b7 in D0.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X1C
1	BKCMPI	K1000 D10 D0.4 K4
6	END	

[Operation]



- (3) The following program compares, when X20 is turned ON, the data at D10 to D12 with the data at D30 to D32, and stores the operation result into the area starting from M100.  
 The following program transfers the character string "ALL ON" to D100 onward when all devices from M100 onward have reached the 1 "ON" state.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	BKCMPL=	D10 D30 M100 K3
6	LD	SM704
7	\$MOV	"ALL ON" D100
13	END	

[Operation]



### 6.1.7 DBKCMPL, DBKCMPP

• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- Ⓢ1 : Data to be compared or head number of the devices where the data to be compared are stored (BIN 32 bits)
- Ⓢ2 : Head number of the devices where the comparison data are stored (BIN 32 bits)
- Ⓧ : Head number of the devices where the comparison operation result will be stored (bits)
- n : Number of comparison data blocks (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J n		U n G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	○			—		○	—
Ⓢ2	—	○	○			—		—	—
Ⓧ	○	—	○			—		—	—
n	—	○	○			○		○	—

## Function

- (1) This instruction compares BIN 32-bit data stored in n-point devices starting from the device specified by S1 with BIN 32-bit data stored in n-point devices starting from the device specified by a constant and S2 and then stores the result into the nth device specified by D and up.
  - (a) If the comparison condition has been met, the corresponding devices specified by D will be turned on.
  - (b) If the comparison condition has not been met, the corresponding devices specified by D will be turned off.



- (2) The comparison operation is executed in 32-bit units.
- (3) The constant in the device specified by S1 can be between -2147483648 and 2147483647 (BIN 32-bit data).



- (4) D specifies out of the device range of n-point devices starting from the device specified by S1 and S2.
- (5) The following table shows the results of the comparison operations for each individual instruction.

Instruction Symbols	Condition	Comparison Operation Result	Instruction Symbols	Condition	Comparison Operation Result
DBKCMPO=	S2 = S1	ON (1)	DBKCMPO=	S1 ≠ S2	OFF (0)
DBKCMPO<>	S1 ≠ S2		DBKCMPO<>	S2 = S1	
DBKCMPO>	S1 > S2		DBKCMPO>	S1 ≧ S2	
DBKCMPO<=	S1 ≧ S2		DBKCMPO<=	S1 > S2	
DBKCMPO<	S1 < S2		DBKCMPO<	S1 ≧ S2	
DBKCMPO>=	S1 ≧ S2		DBKCMPO>=	S1 < S2	

- (6) If all comparison results stored into the devices starting from the device specified by D to nth device are on(1), or one of the results is off(2), the special relays will be on or off in accordance with the conditions as follows.

No.	Number	When all results of comparison operations are on(1)			When results of comparison operations have a result of off(0)		
		Initial execution/Scan	Interrupt (other than I45)/Fixed scan execution	Interrupt(I45)	Initial execution/Scan	Interrupt (other than I45)/Fixed scan execution	Interrupt(I45)
1	SM704	ON	ON	ON	OFF	OFF	OFF
2	SM716	ON	—	—	OFF	—	—
3	SM717	—	ON	—	—	OFF	—
4	SM718	—	—	ON	—	—	OFF

In a standby program, a special relay depending on the caller program turns on or off.

- (7) If the value specified by n is 0, the instruction will be not processed.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	A negative value is specified for n.	—	—	—	—	○	○
4101	The points specified in n exceeds those of each device specified in ⑤, ⑥, or ⑦. The ranges of devices starting from the one specified in ⑤ and ⑦ overlap by n points. The ranges of devices starting from the one specified in ⑥ and ⑦ overlap by n points.	—	—	—	—	○	○

## Program Example

(1) The following program compares the value data stored at R0 to R5 with the value data stored at D20 to D25, and then stores the operation result into Y0 to Y2, when M0 is turned on.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD X0	
1	DBKCMPO R0	D20 Y0 K3
6	END	

[Operation]



(2) The following program compares the constant with the value data stored at D0 to D9, and then stores the operation result into D10.5 to D10.9, when M0 is turned on.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD M0	
1	DBKCMPO= K-60000 D0	D10.5 K5
7	END	

[Operation]




**Point**

When certain bits are specified in a word device, bits other than the certain bits that store the operation result do not change.



- (3) The following program compares the value data stored at D0 to D5 with the value data stored at D10 to D15, and then stores the operation result into M20 to M22, when M0 is turned on. Also, the program transfers the character string "ALL ON" to D100 and up when all devices from M20 to M22 have reached the on status.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	DBKCMP<=	D0 D10 M20 K3
6	LD	SM704
7	\$MOV	"ALLON" D100
13	END	

[Operation]



When all operation results are on(1), the special relays corresponding to each program turn on(1). (Since this program examples refer to scan programs, SM704 and SM716 turn on(1), SM717 and SM718 do not change in the scan program)


SM704	ON (1)
SM716	ON (1)
SM717	OFF (0)
SM718	OFF (0)

# 6.2 Arithmetic Operation Instructions

## 6.2.1 +, +P, -, -P

Basic High performance Process Redundant Universal LCPU

1 When two data are set ( $\text{Ⓢ} + \text{Ⓣ} \rightarrow \text{Ⓣ}$ ,  $\text{Ⓣ} - \text{Ⓢ} \rightarrow \text{Ⓣ}$ )



Ⓢ : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BIN 16 bits)


Ⓣ : Head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

### Function

#### +

(1) Adds 16-bit BIN data designated by Ⓣ to 16-bit BIN data designated by Ⓢ and stores the result of the addition at the device designated by Ⓣ.



(2) Values for Ⓢ and Ⓣ can be designated between -32768 and 32767 (BIN, 16 bits).

(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).


- 0: Positive
- 1: Negative

(4) The following will happen when an underflow or overflow is generated in an operation result:  
The carry flag in this case does not go ON.

- $K32767 + K2 \rightarrow K-32767$  ..... Since bit 15 value is "1", result of operation takes a negative value.  
(7FFFH) (0002H) (8001H)
- $K-32768 + K-2 \rightarrow K32766$  ..... Since bit 15 value is "0", result of operation takes a positive value.  
(8000H) (FFFEH) (7FFEH)

#### -

(1) Subtracts 16-bit BIN data designated by Ⓣ from 16-bit BIN data designated by Ⓢ and stores the result of the subtraction at the device designated by Ⓣ.



(2) Values for Ⓢ and Ⓣ can be designated between -32768 and 32767 (BIN, 16 bits).

(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative

(4) The following will happen when an underflow or overflow is generated in an operation result:


The carry flag in this case does not go ON.

- K-32768 - K2 → K32766 ..... Since bit 15 value is "0",  
(8000H) (0002H) (7FFEH) result of operation takes a positive value.
- K32767 - K-2 → K-32767 ..... Since bit 15 value is "1",  
(7FFFH) (FFFEH) (8001H) result of operation takes a negative value.

## Operation Error

(1) There is no operation error in the +(P) or -(P) instruction.

2 When three data are set (S1 + S2 → D, S1 - S2 → D)




- Ⓢ1 : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)
- Ⓢ2 : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BIN 16 bits)
- Ⓧ : Head number of the devices where the addition/subtraction operation result will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:IG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1					○			○	—
Ⓢ2					○			○	—
Ⓧ					○			—	—

## Function

**+**

(1) Adds 16-bit BIN data designated by S1 to 16-bit BIN data designated by S2 and stores the result of the addition at the device designated by D.



- (2) Values for S1, S2 and D can be designated between D -32768 and 32767 (BIN, 16 bits).
- (3) The judgment of whether data is positive or negative is made by the most significant bit (b15).
  - 0: Positive
  - 1: Negative


(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

- K32767 +K2 → K-32767 ..... Since bit 15 value is "1",  
(7FFFH) (0002H) (8001H) result of operation takes a negative value.
- K-32768 +K-2 → K32766 ..... Since bit 15 value is "0",  
(8000H) (FFFEH) (7FFEH) result of operation takes a positive value.

—

- (1) Subtracts 16-bit BIN data designated by ① from 16-bit BIN data designated by ② and stores the result of the subtraction at the device designated by ③.



- (2) Values for ①, ② and ③ can be designated between ④ -32768 and 32767 (BIN, 16 bits).
- (3) The judgment of whether data is positive or negative is made by the most significant bit (b15).
- 0: Positive
  - 1: Negative
- (4) The following will happen when an underflow or overflow is generated in an operation result:  
The carry flag in this case does not go ON.

• K-32768 - K2 (8000H) (0002H) → K32766 (7FFE H) Since bit 15 value is "0", result of operation takes a positive value.


• K32767 - K-2 (7FFFH) (FFFEH) → K-32767 (8001H) Since bit 15 value is "1", result of operation takes a negative value.

## Operation Error


- (1) There is no operation error in the +(P) or -(P) instruction.

## Program Example

- (1) The following program adds, when X5 is turned ON, the data at D3 and D0 and outputs the operation result at Y38 to Y3F.



- (2) The following program outputs the difference between the set value for timer T3 and its present value in BCD to Y40 to Y53.






# 6.2.2 D+, D+P, D-, D-P

Basic High performance Process Redundant Universal LCPU

1 When two data are set ((D+1,D)+(S+1,S)→(D+1,D), (D+1,D)-(S+1,S)→(D+1,D))



- Ⓢ : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BIN 32 bits)
- Ⓣ : Head number of the devices where the data to be added to/subtracted from is stored (BIN 32 bits)


Setting Data	Internal Devices		R, ZR	J		U\G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

6

## Function

### D+

- Adds 32-bit BIN data designated by Ⓣ to 32-bit BIN data designated by Ⓢ, and stores the result of the addition at the device designated by Ⓣ.




- The values for Ⓢ and Ⓣ can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).
  - 0: Positive
  - 1: Negative
- The following will happen when an underflow or overflow is generated in an operation result:  
The carry flag in this case does not go ON.

· K2147483647 +K2 → K-2147483647 ..... Since bit 31 value is "1", result of operation takes a negative value.  
(7FFFFFFFH) (00000002H) (80000001H)

· K-2147483648 +K-2 → K2147483646 ..... Since bit 31 value is "0", result of operation takes a positive value.  
(80000000H) (FFFFFFFEH) (7FFFFFFEH)

### D-

- Subtracts 32-bit BIN data designated by Ⓣ from 32-bit BIN data designated by Ⓢ and stores the result of the subtraction at the device designated by Ⓣ.



- The values for Ⓢ and Ⓣ can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).
  - 0: Positive
  - 1: Negative

6.2 Arithmetic Operation Instructions  
6.2.2 D+, D+P, D-, D-P

## D+, D+P, D-, D-P

(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.


· K-2147483648 - K2 → K2147483646 ..... Since bit 31 value is "0",  
 (80000000H) (00000002H) (7FFFFFFEH) result of operation takes a positive value.

· K2147483647 - K-2 → K-2147483647 ..... Since bit 31 value is "1",  
 (80000000H) (FFFFFFFEH) (80000001H) result of operation takes a negative value.

## Operation Error

(1) There is no operation error in the D+(P) or D-(P) instruction.

2 When three data are set ((S1+1, S1)+(S2+1, S2)→(D+1, D), (S1+1, S1)-(S2+1, S2)→(D+1, D))



Ⓢ1 : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BIN 32 bits)

Ⓢ2 : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BIN 32 bits)


ⓓ : Head number of the devices where the addition/subtraction operation result will be stored (BIN 32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1								○	—
Ⓢ2								○	—
ⓓ								—	—

## Function

### D+

(1) Adds 32-bit BIN data designated by Ⓢ1 to 32-bit BIN data designated by Ⓢ2, and stores the result of the addition at the device designated by ⓓ.



(2) The values for Ⓢ1, Ⓢ2 and ⓓ can be designated at between -2147483648 and 2147483647 (BIN 32 bits).

(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative

(4) The following will happen when an underflow or overflow is generated in an operation result:


The carry flag in this case does not go ON.

· K2147483647 + K2 → K-2147483647 ... Since bit 31 value is "1",  
 (7FFFFFFFH) (00000002H) (80000001H) result of operation takes a negative value.

· K-2147483648 + K-2 → K2147483646 ..... Since bit 31 value is "0",  
 (80000000H) (FFFFFFFEH) (7FFFFFFEH) result of operation takes a positive value.

**D-**

- (1) Subtracts 32-bit BIN data designated by  $\text{S1}$  from 32-bit BIN data designated by  $\text{S2}$  and stores the result of the subtraction at the device designated by  $\text{D}$ .



- (2) The values for  $\text{S1}$ ,  $\text{S2}$  and  $\text{D}$  can be designated at between -2147483648 and 2147483647 (BIN 32 bits).  
 (3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).  
 • 0: Positive  
 • 1: Negative  
 (4) The following will happen when an underflow or overflow is generated in an operation result:  
 The carry flag in this case does not go ON.


· K-2147483648 (80000000H) - K2 (00000002H) → K2147483646 (7FFFFFFEH) ... Since bit 31 value is "0", result of operation takes a positive value.  
 · K2147483647 (7FFFFFFFH) - K-2 (FFFFFFFEH) → K-2147483647 (80000001H) ... Since bit 31 value is "1", result of operation takes a negative value.

## Operation Error


- (1) There is no operation error in the D+(P) or D-(P) instruction.

## Program Example

- (1) The following program adds 28-bit data from X10 to X2B to the data at D9 and D10 when X0 goes ON, and outputs the result of the operation to Y30 to Y4B.




- (2) The following program subtracts the data from M0 to M23 from the data at D0 and D1 when XB goes ON, and stores the result at D10 and D11.



## 6.2.3 \*, \*P, /, /P

Basic High performance Process Redundant Universal LCPU




- Ⓢ<sub>1</sub> : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BIN 16 bits)
- Ⓢ<sub>2</sub> : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BIN 16 bits)
- Ⓓ : Head number of the devices where the multiplication/division operation result will be stored (BIN 32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ <sub>1</sub>					○			○	—
Ⓢ <sub>2</sub>					○			○	—
Ⓓ					○			—	—

### Function

- 
- (1) Multiplies BIN 16-bit data designated by Ⓢ<sub>1</sub> and BIN 16-bit data designated by Ⓢ<sub>2</sub>, and stores the result in the device designated by Ⓓ.



- (2) If Ⓓ is a bit device, designation is made from the lower bits.


**Example**

- K1.....Lower 4 bits (b0 to b3)
- K4.....Lower 16 bits (b0 to b15)
- K8.....32 bits (b0 to b31)

- (3) Values for Ⓢ<sub>1</sub> and Ⓢ<sub>2</sub> can be designated between -32768 and 32767 (BIN, 16 bits).
- (4) Judgments whether Ⓢ<sub>1</sub>, Ⓢ<sub>2</sub>, and Ⓓ are positive or negative are made on the basis of the most significant bit (b15 for Ⓢ<sub>1</sub> and Ⓢ<sub>2</sub>, for Ⓓ and b31).
  - 0: Positive
  - 1: Negative

/

- (1) Divides BIN 16-bit data designated by S1 and BIN 16-bit data designated by S2, and stores the result in the device designated by D.



- (2) If a word device has been used, the result of the division operation is stored as 32 bits, and both the quotient and remainder are stored; if a bit device has been used, 16 bits are used and only the quotient is stored.  
 Quotient: Stored at the lower 16 bits.  
 Remainder: Stored at the upper 16 bits (Stored only when using a word device).
- (3) Values for S1 and S2 can be designated between -32768 and 32767 (BIN 16 bits).
- (4) Judgment whether values for S1, S2, D and D+1 are positive or negative is made on the basis of the most significant bit (b15). (Sign is attached to both the quotient and remainder.)
- 0: Positive
  - 1: Negative

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The divisor is 0.	○	○	○	○	○	○

## Program Example

- (1) The following program multiplies "5678" by "1234" in BIN and stores the result at D3 and D4 when X5 turns ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X5
1	*P	K5678 K1234 D3
4	END	

- (2) The following program multiplies BIN data at X8 to XF by BIN data at X10 to X1B, and outputs the result of the multiplication to Y30 to Y3F.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM402
1	*	K2X8 K3X10 K4Y30
5	END	

- (3) The following program divides, when X3 is turned ON, the data at X8 to XF by 3.14 and outputs the operation result at Y30 to Y3F.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X3
1	*P	K2X8 K100 D0
5	/P	D0 K314 K4Y30
9	END	

## 6.2.4 D\*, D\*P, D/, D/P

Basic High performance Process Redundant Universal LCPU




- Ⓢ<sub>1</sub> : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BIN 32 bits)
- Ⓢ<sub>2</sub> : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BIN 32 bits)
- Ⓧ : Head number of the devices where the multiplication/division operation result will be stored (BIN 64 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ <sub>1</sub>		○				○			—
Ⓢ <sub>2</sub>		○				○			—
Ⓧ		○				—			—

### Function

#### D\*

- (1) Multiplies BIN 32-bit data designated by Ⓢ<sub>1</sub> and BIN 32-bit data designated by Ⓢ<sub>2</sub>, and stores the result in the device designated by Ⓧ.



- (2) If Ⓧ is a bit device, only the lower 32 bits of the multiplication result will be considered, and the upper 32 bits cannot be designated.


**Example** K1.....Lower 4 bits (b0 to b3)  
 K4.....Lower 16 bits (b0 to b15)  
 K8.....Lower 32 bits (b0 to b31)

If the upper 32 bits of the bit device are required for the result of the multiplication operation, first temporarily store the data in a word device, then transfer the word device data to the bit device by designating (Ⓧ+2) and (Ⓧ+3) data.

- (3) The values for Ⓢ<sub>1</sub> and Ⓢ<sub>2</sub> can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- (4) Judgments whether Ⓢ<sub>1</sub>, Ⓢ<sub>2</sub>, and Ⓧ are positive or negative are made on the basis of the most significant bit (b31 for Ⓢ<sub>1</sub> and Ⓢ<sub>2</sub>, b63 for Ⓧ).
  - 0: Positive
  - 1: Negative

**D/**

- (1) Divides BIN 32-bit data designated by ① and BIN 32-bit data designated by ②, and stores the result in the device designated by ③.



- (2) With a word device, the division operation result is stored in 64 bits and both the quotient and remainder are stored. With a bit device, only the quotient is stored as the operation result in 32 bits.

Quotient : Stored at the lower 32 bits.

Remainder : Stored at the upper 32 bits (Stored only when using a word device).

- (3) The values for ① and ② can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
- (4) Judgment whether values for ①, ②, ③ and ③+2 are positive or negative is made on the basis of the most significant bit (b31).  
(Sign is attached to both the quotient and remainder.)
- 0: Positive
  - 1: Negative

**Operation Error**


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) is turned ON, and the corresponding error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The divisor is 0.	○	○	○	○	○	○

**Program Example**

- (1) The following program multiplies the BIN data at D7 and D8 by the BIN data at D18 and D19 when X5 is ON, and stores the result at D1 to D4.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X5
1	D*P	D7 D18 D1
5	END	

- (2) The following program outputs the value resulting when the data at X8 to XF is multiplied by 3.14 to Y30 to Y3F when X3 is ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X3
1	*P	K2X8 K314 D0
5	D/P	D0 K100 D2
10	MOV P	D2 K4Y30
12	END	

## 6.2.5 B+, B+P, B-, B-P

Basic High performance Process Redundant Universal LCPU

1 When two data are set ( $\textcircled{D} + \textcircled{S} \rightarrow \textcircled{D}$ ,  $\textcircled{D} - \textcircled{S} \rightarrow \textcircled{D}$ )



$\textcircled{S}$  : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 4 digits)


$\textcircled{D}$  : Head number of the devices where the data to be added to/subtracted from is stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
$\textcircled{S}$								<input type="radio"/>	—
$\textcircled{D}$								—	—

### Function

#### B+


(1) Adds the BCD 4-digit data designated by  $\textcircled{D}$  and the BCD 4-digit data designated by  $\textcircled{S}$ , and stores the result of the addition at the device designated by  $\textcircled{D}$ .



(2) 0 to 9999 (BCD 4 digits) can be assigned to  $\textcircled{S}$  and  $\textcircled{D}$ .


(3) If the result of the addition operation exceeds 9999, the higher bits are ignored.

The carry flag in this case does not go ON.



#### B-


(1) Subtracts the BCD 4-digit data designated by  $\textcircled{S}$  and the BCD 4-digit data designated by  $\textcircled{D}$ , and stores the result of the subtraction at the device designated by  $\textcircled{D}$ .



(2) 0 to 9999 (BCD 4 digits) can be assigned to  $\textcircled{S}$  and  $\textcircled{D}$ .

(3) The following will result if an underflow is generated by the subtraction operation:

The carry flag in this case does not go ON.



### Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The $\textcircled{S}$ or $\textcircled{D}$ BCD data is outside the 0 to 9999 range.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>



## Program Example

- (1) The following program adds BCD data 5678 and 1234, stores it at D993, and at the same time outputs it to from Y30 to Y3F.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	MOV P	H5678 D993
3	B+P	H1234 D993
6	MOV P	D993 K4Y30
8	END	

- (2) The following program subtracts the BCD data 4321 from 7654, stores the result at D10, and at the same time outputs it to Y30 to Y3F.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	MOV P	H7654 D10
3	B-P	H4321 D10
6	MOV P	D10 K4Y30
8	END	

- 2 When three data are set (S1 + S2 → D), (S1 - S2 → D)




- Ⓢ1 : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BCD 4 digits)
- Ⓢ2 : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 4 digits)
- Ⓧ : Head number of the devices where the addition/subtraction operation result will be stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	J:G		U:IG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1					○			○	—
Ⓢ2					○			○	—
Ⓧ					○			—	—


## Function

### B+

- (1) Adds the BCD 4-digit data designated by  $\textcircled{S1}$  and the BCD 4-digit data designated by  $\textcircled{S2}$ , and stores the result of the addition at the device designated by  $\textcircled{D}$ .




- (2) 0 to 9999 (BCD 4 digits) can be assigned to  $\textcircled{S1}$ ,  $\textcircled{S2}$  and  $\textcircled{D}$ .  
 (3) If the result of the addition operation exceeds 9999, the higher bits are ignored.  
 The carry flag in this case does not go ON.




### B-

- (1) Subtracts the BCD 4-digit data designated by  $\textcircled{S1}$  and the BCD 4-digit data designated by  $\textcircled{S2}$ , and stores the result of the subtraction at the device designated by  $\textcircled{D}$ .



- (2) 0 to 9999 (BCD 4 digits) can be assigned to  $\textcircled{S1}$ ,  $\textcircled{S2}$  and  $\textcircled{D}$ .  
 (3) The following will result if an underflow is generated by the subtraction operation:  
 The carry flag in this case does not go ON.




## Operation Error

- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	$\textcircled{S1}$ or $\textcircled{S2}$ BCD data is outside the 0 to 9999 range.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

- (1) The following program adds the D3 BCD data and the Z1 BCD data when X20 goes ON, and outputs the result to Y8 to Y17.



- (2) The following program subtracts the BCD data at D20 from the BCD data at D10 when X20 goes ON, and stores the result at R10.



# 6.2.6 DB+, DB+P, DB-, DB-P

Basic High performance Process Redundant Universal LCPU

1 When two data are set ((D+1,D)+(S+1,S)→(D+1,D), (D+1,D)-(S+1,S)→(D+1,D))




Ⓢ : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 8 digits)  
 Ⓣ : Head number of the devices where the data to be added to/subtracted from is stored (BCD 8 digits)

Setting Data	Internal Devices		R, ZR	J		U\G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—


## Function

### DB+

(1) Adds the BCD 8-digit data designated by Ⓣ and the BCD 8-digit data designated by Ⓢ, and stores the result of the addition at the device designated by Ⓣ.




- (2) 0 to 99999999 (BCD 8 digits) can be assigned to Ⓢ and Ⓣ.
- (3) If the result of the addition operation exceeds 99999999, the upper bits will be ignored. The carry flag in this case does not go ON.




### DB-

(1) Subtracts the BCD 8-digit data designated by Ⓣ and the BCD 8-digit data designated by Ⓢ, and stores the result of the subtraction at the device designated by Ⓣ.



- (2) 0 to 99999999 (BCD 8 digits) can be assigned to Ⓢ and Ⓣ.
- (3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.



6

6.2 Arithmetic Operation Instructions  
6.2.6 DB+, DB+P, DB-, DB-P

## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The ⑤ or ⑥ BCD data is outside the 0 to 99999999 range.	○	○	○	○	○	○

## Program Example

(1) The following program adds the BCD data 12345600 and 34567000, stores the result at D887 and D888, and at the same time outputs them to from Y30 to Y4F.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DMOVP	H12345600 D887
4	DB+P	H34567000 D887
8	DMOVP	D887 K8Y30
11	END	

(2) The following program subtracts the BCD data 98765432 from 12345678, stores the result at D100 and D101, and at the same time outputs it from Y30 to Y4F.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DMOVP	H98765432 D100
4	DB-P	H12345678 D100
8	DMOVP	D100 K8X30
11	END	

2 When three data are set ((S1)+1, S1)+(S2+1, S2)→(D+1, D), (S1+1, S1)-(S2+1, S2)→(D+1, D))




- Ⓢ1 : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BCD 8 digits)
- Ⓢ2 : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 8 digits)
- ⓓ : Head number of the devices where the addition/subtraction operation result is stored (BCD 8 digits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1								○	—
Ⓢ2								○	—
ⓓ								—	—


## Function

### DB+

- (1) Adds the BCD 8-digit data designated by Ⓢ1 and the BCD 8-digit data designated by Ⓢ2, and stores the result of the addition at the device designated by ⓓ.




- (2) 0 to 99999999 (BCD 8 digits) can be assigned to Ⓢ1, Ⓢ2 and ⓓ.
- (3) If the result of the addition operation exceeds 99999999, the upper bits will be ignored. The carry flag in this case does not go ON.




### DB-

- (1) Subtracts the BCD 8-digit data designated by Ⓢ1 and the BCD 8-digit data designated by Ⓢ2, and stores the result of the subtraction at the device designated by ⓓ.



- (2) 0 to 99999999 (BCD 8 digits) can be assigned to Ⓢ1, Ⓢ2 and ⓓ.
- (3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.



## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The (S1), (S2) or (D) BCD data is outside the 0 to 99999999 range.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

(1) The following program adds the BCD data at D3 and D4 to the BCD data at Z1 and Z2 when X20 goes ON, and stores the result at R10 and R11.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X20
1	DB+P	D3 Z1 R10
5	END	

## 6.2.7 B\*, B\*P, B/, B/P

Basic High performance Process Redundant Universal LCPU




- (S1) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BCD 4 digits)
- (S2) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BCD 4 digits)
- (D) : Head number of the devices where the multiplication/division operation result will be stored (BCD 8 digits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
(S1)								<input type="radio"/>	—
(S2)								<input type="radio"/>	—
(D)								—	—

## Function

### B\*


(1) Multiplies BCD data designated by (S1) and BCD data designated by (S2), and stores the result in the device designated by (D).



(2) 0 to 9999 (BCD 4 digits) can be assigned to (S1) and (S2).

**B/**

- (1) Divides BCD data designated by (S1) and BCD data designated by (S2), and stores the result in the device designated by (D).



- (2) Uses 32 bits to store the result of the division as quotient and remainder  
 Quotient (BCD 4 digits) :Stored at the lower 16 bits.  
 Remainder (BCD 4 digits) :Stored at the upper 16 bits.
- (3) If (D) has been designated as a bit device, the remainder of the operation will not be stored.



**Operation Error**

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.



Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The (S1) or (S2) BCD data is outside the 0 to 9999 range. The divisor is 0.	○	○	○	○	○	○

**Program Example**

- (1) The following program multiplies, when X20 is turned ON, the BCD data at X0 to XF by the BCD data at D8 and stores the operation result at D0 to D1.




- (2) The following program divides 5678 by the BCD data 1234, stores the result at D502 and D503, and at the same time outputs the quotient to Y30 to Y3F.



# 6.2.8 DB\*, DB\*P, DB/, DB/P

Basic High performance Process Redundant Universal LCPU




- Ⓢ1 : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BCD 8 digits)
- Ⓢ2 : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BCD 8 digits)
- ⓓ : Head number of the devices where the multiplication/division operation result will be stored (BCD 16 digits)

Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1		○				○			—
Ⓢ2		○				○			—
ⓓ		○				—			—

## Function

### DB\*


- (1) Multiplies the BCD 8-digit data designated by Ⓢ1 and the BCD 8-digit data designated by Ⓢ2, and stores the product at the device designated by ⓓ.



- (2) If ⓓ has designated a bit device, the lower 8 digits (lower 32 bits) will be used for the product, and the higher 8 digits (upper 32 bits) cannot be designated.  
K1.....Lower 1 digit (b0 to 3), K4.....Lower 4 digits (b0 to 15), K8.....Lower 8 digits (b0 to 31)
- (3) 0 to 99999999 (BCD 8 digits) can be assigned to Ⓢ1 and Ⓢ2.

### DB/

- (1) Divides 8-digit BCD data designated by Ⓢ1 and 8-digit BCD data designated by Ⓢ2, and stores the result in the device designated by ⓓ.



- (2) 64 bits are used for the result of the division operation, and stored as quotient and remainder.  
Quotient (BCD 8 digits) :Stored at the lower 32 bits.  
Remainder (BCD 8 digits) :Stored at the upper 32 bits.
- (3) If ⓓ has been designated as a bit device, the remainder of the operation will not be stored.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The ⑤1 or ⑤2 BCD data is outside the 0 to 9999 range. The divisor is 0.	○	○	○	○	○	○

## Program Example

- (1) The following program multiplies the BCD data 67347125 and 573682, stores the result from D502 to D505, and at the same time outputs the upper 8 digits to Y30 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	DB*P	H68347125 H573682 D502
7	DMOV	D504 K8Y30
10	END	

[Operation]



- (2) The following program divides the BCD data from X20 to X3F by the BCD data at D8 and D9 when X0B goes ON, and stores the result from D765 to D768.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0B
1	DB/P	K8X20 D8 D765
5	END	


[Operation]



## 6.2.9 E+, E+P, E-, E-P

• Basic model QCPU: The serial number (first five digits) is "04122" or later.

1 When two data are set ((D+1,D)+(S+1,S)→(D+1,D), (D+1,D)-(S+1,S)→(D+1,D))



Ⓢ : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)

Ⓓ : Head number of the devices where the data to be added to/subtracted from is stored (real number)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○	○ <sup>*1</sup>	○	—	
Ⓓ	—	○	—	○	○	○ <sup>*1</sup>	—	—	

\*1: Available only in multiple Universal model QCPU and LCPU

### Function

#### E+

(1) Adds the 32-bit floating decimal point type real number designated at Ⓓ and the 32-bit floating decimal point type real number designated at Ⓢ, and stores the sum in the device designated at Ⓓ.




(2) Values which can be designated at Ⓢ and Ⓓ and which can be stored, are as follows:

$$0, 2^{-126} \leq | \text{Designated value (stored value)} | < 2^{128}$$

#### E-

(1) Subtracts a 32-bit floating decimal point type real number designated by Ⓓ and a 32-bit floating decimal point type real number designated by Ⓢ, and stores the result at a device designated by Ⓓ.



(2) Values which can be designated at Ⓢ and Ⓓ and which can be stored, are as follows:

$$0, 2^{-126} \leq | \text{Designated value (stored value)} | < 2^{128}$$

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is -0.	○	○	○	○	—	—
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	○	○	○	○	○	○
4140	The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$ .	—	—	—	—	○	○

## Program Example

- (1) The following program adds the 32-bit floating decimal point type real numbers at D3 and D4 and the 32-bit floating decimal point type real numbers at D10 and D11 when X20 goes ON, and stores the result at D3 and D4.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	E+P	D10 D3
4	END	

[Operation]



- (2) The following program subtracts the 32-bit floating decimal point type real number at D10 and D11 from the 32-bit floating decimal point type real numbers at D20 and D21, and stores the result of the subtraction at D20 and D21.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	E-P	D10 D20
4	END	

[Operation]



2 When three data are set ((S1+1, S1)+(S2+1, S2)→(D+1, D), (S1+1, S1)-(S2+1, S2)→(D+1, D))



- Ⓢ1 : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (real number)
- Ⓢ2 : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
- Ⓧ : Head number of the devices where the addition/subtraction operation result is stored (real number)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	—	○	○	○	*1	○	—
Ⓢ2	—	○	—	○	○	○	*1	○	—
Ⓧ	—	○	—	○	○	○	*1	—	—

\*1: Available only in multiple Universal model QCPU and LCPU

## Function

### E+

- (1) Adds the 32-bit floating decimal point type real number designated at Ⓢ1 and the 32-bit floating decimal point type real number designated at Ⓢ2, and stores the sum in the device designated at Ⓧ.




- (2) Values which can be designated at Ⓢ1, Ⓢ2 and Ⓧ and which can be stored, are as follows:

$$0, 2^{-126} \leq | \text{Designated value (stored value)} | < 2^{128}$$

### E-

- (1) Subtracts a 32-bit floating decimal point type real number designated by Ⓢ1 and a 32-bit floating decimal point type real number designated by Ⓢ2, and stores the result at a device designated by Ⓧ.



- (2) Values which can be designated at Ⓢ1 and Ⓢ2 and Ⓧ which can be stored, are as follows:

$$0, 2^{-126} \leq | \text{Designated value (stored value)} | < 2^{128}$$

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is -0.	○	○	○	○	—	—
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○
4140	The specified device is 0, unnormalized number, nonnumeric, and $\pm \infty$ .	—	—	—	—	○	○

## Program Example

- (1) The following program adds the 32-bit floating decimal point type real numbers at D3 and D4 and the 32-bit floating decimal point type real numbers at D10 and D11 when X20 goes ON, and outputs the result to R0 and R1.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	E+P	D3 D10 R0
5	END	

[Operation]



- (2) The following programs subtracts the 32-bit floating decimal point type real numbers at D20 and D21 from the 32-bit floating decimal point type real numbers at D11 and D10, and stores the result at D30 and D31.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	E-P	D10 D20 D30
5	END	


[Operation]



## 6.2.10 ED+, ED+P, ED-, ED-P



1 When two data are set  $((\textcircled{D}+3, \textcircled{D}+2, \textcircled{D}+1, \textcircled{D}) + (\textcircled{S}+3, \textcircled{S}+2, \textcircled{S}+1, \textcircled{S})) \rightarrow (\textcircled{D}+3, \textcircled{D}+2, \textcircled{D}+1, \textcircled{D})$ ,  $((\textcircled{D}+3, \textcircled{D}+2, \textcircled{D}+1, \textcircled{D}) - (\textcircled{S}+3, \textcircled{S}+2, \textcircled{S}+1, \textcircled{S})) \rightarrow (\textcircled{D}+3, \textcircled{D}+2, \textcircled{D}+1, \textcircled{D})$




Ⓢ : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)  
 Ⓣ : Head number of the devices where the data to be added to/subtracted from is stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—
Ⓣ	—	○				—		—	—

### Function

#### ED+

(1) Adds the 64-bit floating decimal point type real number designated at Ⓣ and the 64-bit floating decimal point type real number designated at Ⓢ, and stores the sum in the device designated at Ⓣ.




(2) Values which can be designated at Ⓢ and Ⓣ and which can be stored, are as follows:

$$0, 2^{-1022} \leq | \text{Designated value (stored value)} | < 2^{1024}$$

#### ED-

(1) Subtracts a 64-bit floating decimal point type real number designated by Ⓣ and a 64-bit floating decimal point type real number designated by Ⓢ, and stores the result at a device designated by Ⓣ.



(2) Values which can be designated at Ⓢ and Ⓣ and which can be stored, are as follows:

$$0, 2^{-1022} \leq | \text{Designated value (stored value)} | < 2^{1024}$$

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The value of the specified device is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program adds the 64-bit floating decimal point type real numbers at D3 to D6 and the 64-bit floating decimal point type real numbers at D10 to D13 when X20 goes ON, and stores the result at D3 to D6.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	ED+P	D10
4	END	D3

[Operation]

D6	D5	D4	D3	+	D13	D12	D11	D10	⇒	D6	D5	D4	D3
5961.437					12003.200					17964.637			

- (2) The following program subtracts the 64-bit floating decimal point type real number at D10 to D13 from the 64-bit floating decimal point type real numbers at D20 to D23, and stores the result of the subtraction at D20 to D23.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	ED-P	D10
4	END	D20

[Operation]

D23	D22	D21	D20	-	D13	D12	D11	D10	⇒	D23	D22	D21	D20
97365.203					76059.797					21305.406			

2 When three data are set ((S1+3, S1+2, S1+1, S1)+(S2+3, S2+2, S2+1, S2)→(D+3, D+2, D+1, D),  
 (S1+3, S1+2, S1+1, S1)-(S2+3, S2+2, S2+1, S2)→(D+3, D+2, D+1, D))




- Ⓢ1 : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (real number)
- Ⓢ2 : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
- ⓓ : Head number of the devices where the addition/subtraction operation result is stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○				—		○	—
Ⓢ2	—	○				—		○	—
ⓓ	—	○				—		—	—

## Function

### ED+

- (1) Adds the 64-bit floating decimal point type real number designated at Ⓢ1 and the 64-bit floating decimal point type real number designated at Ⓢ2, and stores the sum in the device designated at ⓓ.




- (2) Values which can be designated at Ⓢ1, Ⓢ2 and ⓓ and which can be stored, are as follows:

$$0, 2^{-1022} \leq | \text{Designated value (stored value)} | < 2^{1024}$$

### ED-

- (1) Subtracts a 64-bit floating decimal point type real number designated by Ⓢ1 and a 64-bit floating decimal point type real number designated by Ⓢ2, and stores the result at a device designated by ⓓ.



- (2) Values which can be designated at Ⓢ1 and Ⓢ2 and ⓓ which can be stored, are as follows:

$$0, 2^{-1022} \leq | \text{Designated value (stored value)} | < 2^{1024}$$



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program adds the 64-bit floating decimal point type real numbers at D3 to D6 and the 64-bit floating decimal point type real numbers at D10 to D13 when X20 goes ON, and outputs the result at R0 to R3.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	ED+P	D3 D10 R0
5	END	

[Operation]



- (2) The following programs subtracts the 64-bit floating decimal point type real numbers at D20 to D23 from the 64-bit floating decimal point type real numbers at D10 to D13, and stores the result at D30 to D33.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	ED-P	D10 D20 D30
5	END	

[Operation]



## 6.2.11 E\*, E\*P, E/, E/P

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



- Ⓢ1 : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (real number)
- Ⓢ2 : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (real number)
- Ⓣ : Head number of the devices where the multiplication/division operation result will be stored (real number)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	—	○	○ *1	○	—	—	
Ⓢ2	—	○	—	○	○ *1	○	—	—	
Ⓣ	—	○	—	○	○ *1	—	—	—	

\*1: Available only in multiple Universal model QCPU and LCPU

## Function

### E\*

- (1) Multiplies the 32-bit floating decimal point real number designated by Ⓢ1 by the 32-bit floating decimal point real number designated by Ⓢ2 and stores the operation result at the device designated by Ⓣ.




- (2) Values which can be designated at Ⓢ1, Ⓢ2 and Ⓣ and which can be stored, are as follows:

$$0, 2^{-126} \leq | \text{Designated value (stored value)} | < 2^{128}$$

### E/

- (1) Divides the 32-bit floating decimal point real number designated by Ⓢ1 by the 32-bit floating decimal point real number designated by Ⓢ2 and stores the operation result at the device designated by Ⓣ.



- (2) Values which can be designated at Ⓢ1, Ⓢ2 and Ⓣ and which can be stored, are as follows:

$$0, 2^{-126} \leq | \text{Designated value (stored value)} | < 2^{128}$$

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is -0.	○	○	○	○	—	—
	The divisor is 0.	○	○	○	○	○	—
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○
4140	The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$ .	—	—	—	—	○	○

## Program Example

- (1) The following program multiplies the 32-bit floating decimal point real numbers at D3 and D4 and the 32-bit floating decimal point real numbers at D10 and D11, and stores the result at R0 and R1.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	E*P	D3 D10 R0
5	END	

[Operation]



- (2) The following program divides the 32-bit floating decimal point real numbers at D10 and D11 by the 32-bit floating decimal point real numbers at D20 and D21, and stores the result at D30 and D31.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	E/P	D10 D20 D30
5	END	

[Operation]



## 6.2.12 ED\*, ED\*P, ED/, ED/P




- Ⓢ1 : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (real number)
- Ⓢ2 : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (real number)
- Ⓧ : Head number of the devices where the multiplication/division operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○				—		○	—
Ⓢ2	—	○				—		○	—
Ⓧ	—	○				—		—	—

### Function

#### ED\*

- (1) Multiplies the 64-bit floating decimal point real number designated by Ⓢ1 by the 64-bit floating decimal point real number designated by Ⓢ2 and stores the operation result at the device designated by Ⓧ.




- (2) Values which can be designated at Ⓢ1, Ⓢ2 and Ⓧ and which can be stored, are as follows:

$$0, 2^{-1022} \leq | \text{Designated value (stored value)} | < 2^{1024}$$

- (3) When the operation results in -0 or an underflow, the result is processed as 0.

#### ED/

- (1) Divides the 64-bit floating decimal point real number designated by Ⓢ1 by the 64-bit floating decimal point real number designated by Ⓢ2 and stores the operation result at the device designated by Ⓧ.



- (2) Values which can be designated at Ⓢ1, Ⓢ2 and Ⓧ and which can be stored, are as follows:

$$0, 2^{-1022} \leq | \text{Designated value (stored value)} | < 2^{1024}$$

- (3) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4100	The divisor is 0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program multiplies the 64-bit floating decimal point real numbers at D3 to D6 and the 64-bit floating decimal point real numbers at D10 to D13, and stores the result at R0 to R3.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	ED*P	D3 D10 R0
5	END	

[Operation]



- (2) The following program divides the 64-bit floating decimal point real numbers at D10 to D13 by the 64-bit floating decimal point real numbers at D20 to D23, and stores the result at D30 to D33.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	ED/P	D10 D20 D30
5	END	

[Operation]



## 6.2.13 BK+, BK+P, BK-, BK-P

Basic High performance Process Redundant Universal LCPU




- Ⓢ<sub>1</sub> : Head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)
- Ⓢ<sub>2</sub> : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BIN 16 bits)
- ⓓ : Head number of the devices where the operation result will be stored (BIN 16 bits)
- n : Number of addition/subtraction data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J <sub>16</sub>		U <sub>16</sub> G <sub>16</sub>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ <sub>1</sub>	—	○	○	—	—	—	—	—	—
Ⓢ <sub>2</sub>	—	○	○	—	—	—	○	—	—
ⓓ	—	○	○	—	—	—	—	—	—
n	○	○	○	—	—	○	○	—	—


### Function

#### BK+

- (1) Adds n points of BIN data from the device designated by Ⓢ<sub>1</sub> and n-points of BIN data from the device designated by Ⓢ<sub>2</sub> and stores the result from the device designated by ⓓ onward.



- (2) Block addition is performed in 16-bit units.
- (3) The constant designated by Ⓢ<sub>2</sub> can be between -32768 and 32767 (BIN 16-bit data).




- (4) The following will happen when an underflow or overflow is generated in an operation result:  
The carry flag in this case does not go ON.


- K32767 +K2 → K-32767  
(7FFFH) (0002H) (8001H)
- K-32767 +K-2 → K32767  
(8001H) (FFFEH) (7FFFH)

**BK-**

- (1) Subtracts n points of BIN data from the device designated by  $\textcircled{S1}$  and n-points of BIN data from the device designated by  $\textcircled{S2}$  and stores the result from the device designated by  $\textcircled{D}$  onward.



- (2) Block subtraction is performed in 16-bit units.  
 (3) The constant designated by  $\textcircled{S2}$  can be between  $-32768$  and  $32767$  (BIN 16-bit data).



- (4) The following will happen when an underflow or overflow is generated in an operation result:  
 The carry flag in this case does not go ON.

·  $K-32768 - K2 \longrightarrow K32766$   
 (8000H) (0002H) (7FFEh)

·  $K32767 - K-2 \longrightarrow -32767$   
 (7FFFH) (FFFEh) (8001H)

**Operation Error**


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in $\textcircled{S1}$ , $\textcircled{S2}$ , or $\textcircled{D}$ . The ranges of devices starting from the one specified in $\textcircled{S1}$ and $\textcircled{D}$ overlap by n points (except when the same device is specified in $\textcircled{S1}$ and $\textcircled{D}$ ). The ranges of devices starting from the one specified in $\textcircled{S2}$ and $\textcircled{D}$ overlap by n points (except when the same device is specified in $\textcircled{S2}$ and $\textcircled{D}$ ).	○	○	○	○	○	○

## Program Example

- (1) The following program adds, when X20 is turned ON, the data stored at D100 to D103 to the data stored at R0 to R3 and stores the operation result into the area starting from D200.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	BK+P	D100 R0 D200 D0
6	END	

[Operation]

b15-----b0		+		b15-----b0		b15-----b0		
D100	6789 (BIN)			R0	1234 (BIN)	→	D200	8023 (BIN)
D101	7821 (BIN)			R1	2032 (BIN)		D201	9853 (BIN)
D102	5432 (BIN)			R2	-3252 (BIN)		D202	2180 (BIN)
D103	3520 (BIN)			R3	-1000 (BIN)		D203	2520 (BIN)
D0	4							

- (2) The following program subtracts, when X1C is turned ON, the constant 8765 from the data at D100 to D102 and stores the operation result into the area starting from R0.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X1C
1	BK-P	D100 K8765 R0 K3
6	END	


[Operation]

b15-----b0		-		b15-----b0		b15-----b0		
D100	12345 (BIN)			R0	3580 (BIN)	→	R0	3580 (BIN)
D101	8701 (BIN)						R1	-64 (BIN)
D102	3502 (BIN)						R2	-5263 (BIN)



## 6.2.14 DBK+, DBK+P, DBK-, DBK-P

• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



- Ⓢ1 : Head number of the devices where the data to be added and subtracted are stored (BIN 32 bits)
- Ⓢ2 : Addition and subtraction data or head number of the devices where the addition and subtraction data are stored (BIN 32 bits)
- ⓓ : Head number of the devices where the addition and subtraction operation result will be stored (BIN 32 bits)
- n : Number of addition and subtraction data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K,H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○				—		—	—
Ⓢ2	—	○				—		○	—
ⓓ	—	○				—		—	—
n	—	○				○		○	—




## Function


### DBK+

- (1) This instruction adds BIN 32-bit data stored in n-point devices starting from the device specified by  $\textcircled{S1}$  to BIN 32-bit data stored in n-point devices starting from the device specified by  $\textcircled{S2}$  or a constant, and then stores the operation result into the nth device specified by  $\textcircled{D}$  and up,

When a device is specified for  $\textcircled{S2}$



When a constant is specified for  $\textcircled{S2}$



- (2) Block addition is executed in 32-bit units.  
 (3) The constant in the device specified by  $\textcircled{S2}$  can be between  $-2147483648$  to  $2147483647$  (BIN 32-bit data).  
 (4) If the value specified by n is 0, the instruction will be not processed.  
 (5) The following will happen if an overflow occurs in an operation result:


The carry flag in this case is not turned on.

- $K2147483647 + K2 \longrightarrow K-2147483647$   
 $(7FFFFFFFH) (00000002H) (80000001H)$
- $K-2147483647 + K -2 \longrightarrow K2147483647$   
 $(80000001H) (FFFFFFFEH) (7FFFFFFFH)$


### DBK-

- (1) This instruction subtracts BIN 32-bit data stored in the n-point devices starting from the device specified by  $\textcircled{S2}$  or a constant from BIN 32-bit data stored in n-point devices starting from the device specified by  $\textcircled{S1}$ , and then stores the operation result into the nth device specified by  $\textcircled{D}$  and up,

When a device is specified for  $\textcircled{S2}$



When a constant is specified for  $\textcircled{S2}$



- (2) Block subtraction is executed in 32-bit units.  
 (3) The constant in the device specified by  $\textcircled{S2}$  can be between  $-2147483648$  to  $2147483647$  (BIN 32-bit data).  
 (4) If the value specified by n is 0, the instruction will be not processed.

## DBK+, DBK+P, DBK-, DBK-P

(5) Ⓓ specifies out of the range of n-point devices starting from the device specified by Ⓔ<sup>1</sup> and Ⓔ<sup>2</sup>.

However, Ⓔ<sup>1</sup> and Ⓔ<sup>2</sup> can specify the same device.

(6) The following will happen if an overflow occurs in an operation result:

The carry flag in this case is not turned on.

· K2147483647 -K-2 → K-2147483647  
(7FFFFFFFH)(00000002H) (80000001H)

· K-2147483647 -K2 → K2147483647  
(80000001H) (FFFFFFFEH) (7FFFFFFFH)

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	A negative value is specified for n.	○	○	○	○	○	○
4101	The points specified in n exceed those of the corresponding device specified in Ⓔ <sup>1</sup> , Ⓔ <sup>2</sup> , or Ⓓ. The ranges of devices starting from the one specified in Ⓔ <sup>1</sup> and Ⓓ overlap by n points (except when the same device is specified in Ⓔ <sup>1</sup> and Ⓓ). The ranges of devices starting from the one specified in Ⓔ <sup>2</sup> and Ⓓ overlap by n points (except when the same device is specified in Ⓔ <sup>2</sup> and Ⓓ).	○	○	○	○	○	○

## Program Example

(1) The following program adds the value data stored at R0 to R5 to the constant, and then stores the operation result into D30 to D35, when M0 is turned on.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	M0
1	DBK+	R0 K123456 D30 K3
7	END	

[Operation]



(2) The following program subtracts the value data stored at D50 to D59 from the value data stored at D100 to D109, and then stores the operation result into R100 to R109, when M0 is turned on.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	DBK-	D100 D50 R100 K5
6	END	

[Operation]

	b31	b0		b31	b0		b31	b0
D101,D100	12345		D51,D50	11111		⇒	R101,R100	1234
D103,D102	54321		D53,D52	-11111			R103,R102	65432
D105,D104	-12345	-	D55,D54	22222			R105,R104	-34567
D107,D106	-54321		D57,D56	-22222			R107,R106	-32099
D109,D108	99999		D58,D58	33333			R109,R108	66666

## 6.2.15 \$+, \$+P



1 When two data are set (Ⓢ+Ⓢ → Ⓢ)




- Ⓢ : Data for linking or head number of the devices where the data for linking is stored (character string)
- Ⓢ : Head number of the devices where the data to be linked is stored (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—		○			—		○	—
Ⓢ	—		○			—		—	—

### Function

(1) Links the character string data designated by Ⓢ after the character string data designated by Ⓢ and stores the result into the area starting with the device number designated by Ⓢ.

The object of character string data is that character string data stored from device numbers designated at Ⓢ and Ⓢ to that stored at "00<sub>H</sub>".



(2) When character strings are linked, the "00<sub>H</sub>", which indicates the end of character string data designated at Ⓢ, is ignored, and the character string designated at Ⓢ is appended to the last character of the Ⓢ string.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The number of device points starting from the device specified in ④ is insufficient to store all character strings. The storage device numbers for the character strings specified by ③ and ④ overlap. The number of characters of ③ and ④ exceeds 16383.	○	○	○	○	○	○

## Program Example

(1) The following program links the character string stored from D10 to D12 to the character string "ABCD" when X0 is ON.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	\$+P	"ABCD" D10
6	END	

[Operation]



2 When three data are set (①)+② → ④)




- ① : Data for linking or head number of the devices where the data for linking is stored (character string)
- ② : Data to be linked or head number of the devices where the data to be linked is stored (character string)
- ④ : Head number of the devices where the linking result will be stored (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
①	—	○				—		○	—
②	—	○				—		○	—
④	—	○				—		—	—

## Function

- (1) Links the character string data designated by  $\textcircled{S2}$  after the character string data designated by  $\textcircled{S1}$  and stores the result into the area starting with the device number designated by  $\textcircled{D}$ .



- (2) When character strings are linked, the "00<sub>H</sub>" which indicates the end of character string data indicated by  $\textcircled{S1}$ , is ignored, and the character string indicated by  $\textcircled{S2}$  is appended to the last character of the  $\textcircled{S1}$  string.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The number of device points starting from the device specified in $\textcircled{D}$ is insufficient to store all character strings. The storage device numbers for the character strings specified by $\textcircled{S1}$ and $\textcircled{S2}$ overlap. The storage device numbers for the character strings specified by $\textcircled{S2}$ and $\textcircled{D}$ overlap. The number of characters of $\textcircled{S1}$ , $\textcircled{S2}$ and $\textcircled{D}$ exceeds 16383.	○	○	○	○	○	○

## Program Example

- (1) The following program links the character string stored from D10 to D12 with the character string "ABCD" when X0 is ON, and stores them in D100 onwards.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	\$+P	D10 "ABCD" D100
7	END	

[Operation]



# 6.2.16 INC, INCP, DEC, DECP

Basic High performance Process Redundant Universal LCPU




Ⓧ : Head number of devices for INC (+1)/DEC (-1) operation (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓧ									—

## Function

### INC


(1) Adds 1 to the device designated by Ⓧ (16-bit data).



(2) When INC/INCP operation is executed for the device designated by Ⓧ, whose content is 32767, the value -32768 is stored at the device designated by Ⓧ.

### DEC

(1) Subtracts 1 from the device designated by Ⓧ (16-bit data).



(2) When DEC/DECP operation is executed for the device designated by Ⓧ, whose content is -32768, the value 32767 is stored at the device designated by Ⓧ.


## Operation Error

(1) There is no operation error in the INC(P) or DEC(P) instruction.

## Program Example

(1) The following program outputs the present value at the counter C0 to C20 to the area Y30 to Y3F in BCD, every time X8 is turned ON. (When present value is less than 9999)

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X8
1	BCDP	COZ1 K4Y30
4	INCP	Z1
6	LD=	K21 Z1
9	OR	X7
10	RST	Z1
12	END	

(2) The following is a down counter program.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X7
1	MOV P	K100 D8
3	LD	X8
4	ANI	M38
5	DEC	D8
7	LD=	K0 D8
10	OUT	M38
11	END	

## 6.2.17 DINC, DINCP, DDEC, DDECP

Basic High performance Process Redundant Universal LCPU




Ⓧ : Head number of devices for DINC(+1) or DDEC(-1) operation (BIN 32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓧ									—

### Function

#### DINC


(1) Adds 1 to the device designated by Ⓧ (32-bit data).



(2) When DINC/DINCP operation is executed for the device designated by Ⓧ, whose content is 2147483647, the value -2147483648 is stored at the device designated by Ⓧ.

## DDEC

(1) Subtracts -1 from the device designated by  $\textcircled{D}$  (32-bit data).




(2) When DDEC/DDECP operation is executed for the device designated by  $\textcircled{D}$ , whose content is 0, the value -1 is stored at the device designated by  $\textcircled{D}$ .

## Operation Error


(1) There is no operation error in the DINC(P) or DDEC(P) instruction.

## Program Example


(1) The following program adds 1 to the data at D0 and D1 when X0 is ON.




(2) The following program adds 1 to the data set at X10 to X27 when X0 goes ON, and stores the result at D3 and D4.



(3) The following program subtracts 1 from the data at D0 and D1 when X0 goes ON.



(4) The following program subtracts 1 from the data set at X10 to X27 when X0 goes ON, and stores the result at D3 and D4.






# 6.3 Data conversion instructions

## 6.3.1 BCD, BCDP, DBCD, DBCDP

Basic High performance Process Redundant Universal LCPU



- Ⓢ : BIN data or head number of the devices where the BIN data is stored (BIN 16/32 bits)
- Ⓣ : Head number of the devices where BCD data will be stored (BCD 4/8 digits)


Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

6

### Function


#### BCD

Converts BIN data (0 to 9999) at the device designated by Ⓢ to BCD data, and stores it at the device designated by Ⓣ.



#### DBCD

Converts BIN data (0 to 99999999) at the device designated by Ⓢ to BCD data, and stores it at the device designated by Ⓣ.



6.3 Data conversion instructions  
6.3.1 BCD, BCDP, DBCD, DBCDP



## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.



Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data of ⑤ is other than 0 to 9999 when the BCD instruction is executed.	○	○	○	○	○	○
4100	The data of ⑤ or ⑤+1 is other than 0 to 99999999 when the DBCD instruction is executed.	○	○	○	○	○	○

## Program Example

(1) The following program outputs the present value of C4 from Y20 to Y2F to the BCD display device.




(2) The following program outputs 32-bit data from D0 to D1 to Y40 to Y67.



# 6.3.2 BIN, BINP, DBIN, DBINP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : BCD data or head number of the devices where the BCD data is stored (BCD 4/8 digits)
- Ⓣ : Head number of the devices where BIN data will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

## Function


### BIN

Converts BCD data (0 to 9999) at device designated by Ⓢ to BIN data, and stores at the device designated by Ⓣ.



### DBIN

Converts BCD data (0 to 99999999) at device designated by Ⓢ to BIN data, and stores at the device designated by Ⓣ.



6

6.3 Data conversion instructions  
6.3.2 BIN, BINP, DBIN, DBINP

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	When values other than 0 to 9 are specified to any digits of ⑤.	○	○	○	○	○	○


The error above can be suppressed by turning ON SM722.

However, the instruction is not executed regardless of whether SM722 is turned ON or OFF if the designated value is out of the available range.


For the BINP/DBINP instruction, the next operation will not be performed until the command (execution condition) is turned from OFF to ON regardless of the presence/absence of an error.

## Program Example

(1) The following program converts the BCD data at X10 to X1B to BIN when X8 is ON, and stores it at D8.




[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X8
1	BINP	K3X10 D8
4	END	

(2) The following program converts the BCD data at X10 to X37 to BIN when X8 is ON, and stores it at D0 and D1. (Addition of the BIN data converted from BCD at X20 to X37 and the BIN data converted from BCD at X10 to X1F)



[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X8
1	DBINP	K6X20 D9
4	D*	D9 K10000 D5
9	BIN	K4X10 D3
12	MOV	K0 D4
14	D+	D3 D5 D0
20	END	

If the data set at X10 to X37 is a BCD value which exceeds 2147483647, the value at D0 and D1 will be a negative value, because it exceeds the range of numerical values that can be handled by a 32-bit device.



### 6.3.3 FLT, FLTP, DFLT, DFLTP

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



- Ⓢ : Integer data to be converted to 32-bit floating decimal point data or head number of the devices where the integer data is stored (BIN 16/32 bits)
- Ⓣ : Head number of the devices where the converted 32-bit floating decimal point data will be stored (real number)


Setting Data	Internal Devices		R, ZR	J		U\G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○	○	○	○	○	○	○	—
Ⓣ	—	○	○	—	○	○*	—	—	—

\*1: Available only in multiple Universal model QCPU and LCPU

## Function

### FLT


- Converts 16-bit BIN data designated by Ⓢ to 32-bit floating decimal point type real number, and stores at device number designated by Ⓣ.



- BIN values between -32768 to 32767 can be designated by Ⓢ.

### DFLT


- Converts 32-bit BIN data designated by Ⓢ to 32-bit floating decimal point type real number, and stores at device number designated by Ⓣ.



- BIN values between -2147483648 to 2147483647 can be designated by Ⓢ+1 and Ⓢ.

(3) Due to the fact that 32-bit floating decimal point type real numbers are processed by simple 32-bit processing, the number of significant digits is 24 bits if the display is binary and approximately 7 digits if the display is decimal. For this reason, if the integer exceeds the range of -16777216 to 16777215 (24-bit BIN value), errors can be generated in the conversion value.

As for the conversion result, the 25th bit from the upper bit of the integer is always filled with 1 and 26th bit and later bits are truncated.





## Operation Error



(1) There is no operation error in the FLT(P) or DFLT(P) instruction.

## Program Example

(1) The following program converts the BIN 16-bit data at D20 to a 32-bit floating decimal point type real number and stores the result at D0 and D1.




(2) The following program converts the BIN 32-bit data at D20 and D21 to a 32-bit floating decimal point type real number, and stores the result at D0 and D1.



# 6.3.4 FLTD, FLTDP, DFLTD, DFLTDP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ : Integer data to be converted to 64-bit floating decimal point data or head number of the devices where the integer data is stored (BIN 16/32 bits)
- Ⓣ : Head number of the devices where the converted 64-bit floating decimal point data will be stored (real number)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○		—			○		—
Ⓣ	—	○		—			—		—

## Function

### FLTD


- (1) Converts 16-bit BIN data designated by Ⓢ to 64-bit floating decimal point type real number, and stores at device number designated by Ⓣ.



- (2) BIN values between -32768 to 32767 can be designated by Ⓢ.

### DFLTD

- (1) Converts 32-bit BIN data designated by Ⓢ to 64-bit floating decimal point type real number, and stores at device number designated by Ⓣ.



- (2) BIN values between -2147483648 to 2147483647 can be designated by Ⓢ+1 and Ⓢ.

## Operation Error


- (1) There is no operation error in the FLT(P) or DFLT(P) instruction.

## Program Example

- (1) The following program converts the BIN 16-bit data at D20 to a 64-bit floating decimal point type real number and stores the result at D0 to D3.


	[List Mode]												
<p>[Ladder Mode]</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 10%;">Step</th> <th style="width: 50%;">Instruction</th> <th style="width: 40%;">Device</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td>LD</td> <td>SM400</td> </tr> <tr> <td style="text-align: center;">1</td> <td>FLTDP</td> <td>D20 D0</td> </tr> <tr> <td style="text-align: center;">4</td> <td>END</td> <td></td> </tr> </tbody> </table>	Step	Instruction	Device	0	LD	SM400	1	FLTDP	D20 D0	4	END	
Step	Instruction	Device											
0	LD	SM400											
1	FLTDP	D20 D0											
4	END												

[Operation]



- (2) The following program converts the BIN 32-bit data at D20 and D21 to a 64-bit floating decimal point type real number, and stores the result at D0 to D3.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DFLTDP	D20 D0
4	END	

[Operation]



## 6.3.5 INT, INTP, DINT, DINTP

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



- Ⓢ : 32-bit floating decimal point data to be converted to BIN value or head number of the devices where the floating decimal point data is stored (real number)
- Ⓣ : Head number of the devices where the converted BIN value will be stored (BIN 16/32 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○	○ <sup>*1</sup>	○	—	—
Ⓣ	○	○	○	○	○	○	—	—	—

\*1: Available only in multiple Universal model QCPU and LCPU

## Function

### INT

- (1) Converts the 32-bit floating decimal point real number designated at Ⓢ into BIN 16-bit data and stores it at the device number designated at Ⓣ.




- (2) The range of 32-bit floating decimal point type real numbers that can be designated at Ⓢ+1 or Ⓢ is from -32768 to 32767.
- (3) Stores integer values stored at Ⓣ as BIN 16-bit values.
- (4) After conversion, the first digit after the decimal point of the real number is rounded off.



## DINT

- (1) Converts 32-bit floating decimal point type real number designated by (S) to BIN 32-bit data, and stores the result at the device number designated by (D).



- (2) The range of 32-bit floating decimal point type real numbers that can be designated at (S)+1 or (S) is from -2147483648 to 2147483647.
- (3) The integer value stored at (D)+1 and (D) is stored as BIN 32 bits.
- (4) After conversion, the first digit after the decimal point of the real number is rounded off.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$ .	—	—	—	—	○	○
4100	The 32-bit floating point data specified by (S) when the INT instruction is used is outside the -32768 to 32767 range.	○	○	○	○	○	○
4100	The 32-bit floating point data specified by (S) when the DINT instruction is used is outside the -2147483648 to 2147483647 range.	○	○	○	○	○	○

## Program Example

- (1) The following program converts the 32-bit floating decimal point type real number at D20 and D21 to BIN 16-bit data, and stores the result at D0.



[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	INTP	D20 D0
4	END	


[Operation]



# INTD, INTDP, DINTD, DINTDP

(2) The following program converts the 32-bit floating decimal point type real number at D20 and D21 to BIN 32-bit data and stores the result at D0 and D1.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DINT	D20
4	END	D0

[Operation]



## 6.3.6 INTD, INTDP, DINTD, DINTDP




- Ⓢ : 64-bit floating decimal point data to be converted to BIN value or head number of the devices where the floating decimal point data is stored (real number)
- Ⓣ : Head number of the devices where the converted BIN value will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small> V <small>0</small>	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○			—		—	○	—
Ⓣ	—	○			—		○	—	—

## Function

### INTD


(1) Converts the 64-bit floating decimal point real number designated at Ⓢ into BIN 16-bit data and stores it at the device number designated at Ⓣ.



- (2) The range of 64-bit floating decimal point type real numbers that can be designated at Ⓢ+3, Ⓢ+2, Ⓢ+1 or Ⓢ is from -32768 to 32767.
- (3) Stores integer values stored at Ⓣ as BIN 16-bit values.
- (4) The converted data is the value rounded 64-bit floating-point real number to the first digit after the decimal point.

**DINTD**

- (1) Converts 64-bit floating decimal point type real number designated by (S) to BIN 32-bit data, and stores the result at the device number designated by (D).



- (2) The range of 64-bit floating decimal point type real numbers that can be designated at (S)+3, (S)+2, (S)+1 or (S) is from -2147483648 to 2147483647.
- (3) The integer value stored at (D)+1 and (D) is stored as BIN 32 bits.
- (4) The converted data is the value rounded 64-bit floating-point real number to the first digit after the decimal point.

**Operation Error**


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$ .	—	—	—	—	○	○
4100	The 64-bit floating point data specified by (S) when the INTD instruction is used is outside the -32768 to 32767 range.	—	—	—	—	○	○
4100	The 64-bit floating point data specified by (S) when the DINTD instruction is used is outside the -2147483648 to 2147483647 range.	—	—	—	—	○	○

**Program Example**

- (1) The following program converts the 64-bit floating decimal point type real number at D20 to D23 with BIN 16-bit data, and stores the result at D0.



[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	INTDP	D20 D0
4	END	

[Operation]



- (2) The following program converts the 64-bit floating decimal point type real number at D20 to D23 with BIN 32-bit data and stores the result at D0 and D1.



[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DINTDP	D20 D0
4	END	

[Operation]



### 6.3.7 DBL, DBLP

Basic High performance Process Redundant Universal LCPU




Ⓢ : BIN 16-bit data or head number of the devices where the BIN 16-bit data is stored (BIN 16 bits)

Ⓣ : Head number of the devices where the converted BIN 32-bit data will be stored (BIN 32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

### Function

Converts BIN 16-bit data at device designated by Ⓢ to BIN 32-bit data with sign, and stores the result at a device designated by Ⓣ.




### Operation Error

- (1) There is no operation error in the DBL(P) instruction.

### Program Example

- (1) The following program converts the BIN 16-bit data stored at D100 to BIN 32-bit data when X20 is ON, and stores at R100 and R101.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	DBLP	D100 R100
4	END	

[Operation]



## 6.3.8 WORD, WORDP

Basic High performance Process Redundant Universal LCPU



Ⓢ : BIN 32-bit data or head number of the devices where the BIN 32-bit data is stored (BIN 32 bits)


Ⓣ : Head number of the devices where the converted BIN 16-bit data will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ									—
Ⓣ									—

### Function

Converts BIN 32-bit data at device designated by Ⓢ to BIN 16-bit data with sign, and stores the result at a device designated by Ⓣ.

Devices can be designated in the range from -32768 to 32767.



### Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified by Ⓢ+1 and Ⓢ are outside the range of -32768 to 32767.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

### Program Example

(1) The following program converts the BIN 32-bit data at R100 and R101 to BIN 16-bit data when X20 is ON, and stores it at D100.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	WORDP	R100 D100
4	END	

[Operation]



### 6.3.9 GRY, GRYP, DGRY, DGRYP

Basic High performance Process Redundant Universal LCPU




Ⓢ : BIN data or head number of the devices where the BIN data is stored (BIN 16/32 bits)  
 Ⓣ : Head number of the devices where the converted Gray code will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

## Function


### GRY

Converts BIN 16-bit data at the device designated by Ⓢ to Gray code, and stores result at device designated by Ⓣ.



### DGRY

Converts BIN 32-bit data at the device designated by Ⓢ to Gray code, and stores result at device designated by Ⓣ.




## Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data at Ⓢ is a negative value.	○	○	○	○	○	○

## Program Example

(1) The following program converts the BIN data at D100 to Gray code when X10 is ON, and stores result at D200.




(2) The following program converts the BIN data at D10 and D11 to Gray code when X1C is ON, and stores it at D100 and D101.



## 6.3.10 GBIN, GBINP, DGBIN, DGBINP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Gray code data or head number of the devices where the Gray code data is stored (BIN 16/32 bits)
- Ⓣ : Head number of the devices where the converted BIN data will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

## Function


### GBIN

Converts Gray code data at device designated by Ⓢ to BIN 16-bit data and stores at device designated by Ⓣ.



### DGBIN

Converts Gray code data at device designated by (S) to BIN 32-bit data and stores at device designated by (D).




## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data of (S) is other than 0 to 32767 when the GBIN instruction is executed.	○	○	○	○	○	○
4100	The data of (S) is other than 0 to 2147483647 when the DGBIN instruction is executed.	○	○	○	○	○	○

## Program Example

(1) The following program converts the Gray code data at D100 when X10 is ON to BIN data, and stores the result at D200.




(2) The following program converts the Gray code data at D10 and D11 to BIN data when X1C is ON, and stores the result at D0 and D1.



## 6.3.11 NEG, NEGP, DNEG, DNEGP

Basic High performance Process Redundant Universal LCPU



(D) : Head number of the devices where the data for which complement of 2 is performed is stored (BIN 16/32 bits)


Setting Data	Internal Devices		R, ZR	J <small>0</small> AO		U <small>0</small> GO	Zn	Constants	Other
	Bit	Word		Bit	Word				
(D)									—



## Function

### NEG


- (1) Reverses the sign of the 16-bit device designated by  $\textcircled{D}$  and stores at the device designated by  $\textcircled{D}$ .



- (2) Used when reversing positive and negative signs.

### DNEG

- (1) Reverses the sign of the 32-bit device designated by  $\textcircled{D}$  and stores at the device designated by  $\textcircled{D}$ .



- (2) Used when reversing positive and negative signs.


## Operation Error

- (1) There is no operation error in the NEG(P) or DNEG(P) instruction.

## Program Example

- (1) The following program calculates a total for the data at D10 through D20 when XA goes ON, and seeks an absolute value if the result is negative.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	XOA
1	AND<	D10 D20
4	OUT	M3
5	LD	XOA
6	-P	D20 D10
9	AND	M3
10	NEGP	D10
12	END	



## 6.3.12 ENEG, ENEGP

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



Ⓓ : Head number of the devices where the 32-bit floating decimal point data whose sign is to be reversed is stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓓ	—	○	—	○	—	○ <sup>*1</sup>	—	—	—

\*1: Available only in multiple Universal model QCPU and LCPU

### Function

- (1) Reverses the sign of the 32-bit floating decimal point type real number data designated by Ⓓ, and stores at the device designated by Ⓓ.
- (2) Used when reversing positive and negative signs.


### Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$ .	—	—	—	—	○	○

### Program Example

- (1) The following program inverts the sign of the 32-bit floating decimal point type real number data at D100 and D101 when X20 goes ON, and stores result at D100 and D101.



## 6.3.13 EDNEG, EDNEGP



① : Head number of the devices where the 64-bit floating decimal point data whose sign is to be reversed is stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
①	—	○							

### Function

- Reverses the sign of the 64-bit floating decimal point type real number data designated by ①, and stores at the device designated by ②.
- Used when reversing positive and negative signs.

### Operation Error


- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is 0.	—	—	—	—	○	○

### Program Example

- The following program inverts the sign of the 64-bit floating decimal point type real number data at D0 to D3 when X20 goes ON, and stores result at D0 to D3.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	EDNEGP	D0
3	END	

[Operation]



# 6.3.14 BKBCD, BKBCDP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where BIN data is stored (BIN 16 bits)
- Ⓣ : Head number of the devices where the converted BCD data will be stored (BCD 4 digits)
- n : Number of variable data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—			—
Ⓣ	—	○				—			—
n	○	○				○			—

## Function

- (1) Converts BIN data (0 to 9999) n points from device designated by Ⓢ to BCD, and stores result following the device designated by Ⓣ.

Must always be "0".



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The nth data from the device specified by ⑤ is outside the 0 to 9999 range.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4101	The points specified in n exceed those of the corresponding device specified in ⑤ or ⑥. The same device is specified in ⑤ and ⑥.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

(1) The following program converts, when X20 is turned ON, the BIN data stored at D100 to D102 to BCD and stores the operation result into the area starting from D200.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	BKBCDP	D100 D200 D0
5	END	

[Operation]



### 6.3.15 BKBIN, BKBINP

Basic High performance Process Redundant Universal LCPU




- ⑤ : Head number of the devices where BCD data is stored (BCD 4 digits)
- ⑥ : Head number of the devices where the converted BIN data will be stored (BIN 16 bits)
- n : Number of variable data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:IG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
⑤	—	<input type="radio"/>				—			—
⑥	—	<input type="radio"/>				—			—
n	<input type="radio"/>	<input type="radio"/>				<input type="radio"/>			—

## Function

- (1) Converts BCD data (0 to 9999) n points from device designated by (S) to BIN, and stores result following the device designated by (D).




## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The nth data from the device specified by (S) is outside the 0 to 9999 range.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4101	The points specified in n exceed those of the corresponding device specified in (S) or (D). The same device is specified in (S) and (D).	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

- (1) The following program converts, when X20 is turned ON, the BCD data stored at D100 to D102 to BIN and stores the operation result into the area starting from D200.




[Operation]



### 6.3.16 ECON, ECONP

X Basic
X High performance
X Process
X Redundant
Universal
LCPU




- Ⓢ : Conversion source data, or head number of the device where conversion source data is stored (Real number (single precision))
- Ⓣ : Head number of the device where the converted data is stored (Real number (double precision))

Setting Data	Internal Devices		R, ZR	J		U/G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—		○		—		○		—
Ⓣ	—		○		—		—		—

### Function

Converts 32-bit floating-point real number specified for Ⓢ into 64-bit floating-point real number, and stores the conversion result to the device specified for Ⓣ.



### Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is 0, unnormalized number, nonnumeric, and $\pm \infty$ .	—	—	—	—	○	○

6  
6.3 Data conversion instructions  
6.3.16 ECON, ECONP

## Program Example

- (1) The program which converts 32-bit floating-point real number of the devices, D10 to D11, into 64-bit floating-point real number when X0 turns ON, and outputs the conversion result to the devices, D0 to D3.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	EDCON	D10 D0
4	END	

### 6.3.17 EDCON, EDCONP




Ⓢ : Conversion source data, or head number of the device where conversion source data is stored (Real number (double precision))

ⓓ : Head number of the device where the converted data is stored (Real number (single precision))

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—		○		—		—	○	—
ⓓ	—		○		—		○	—	—

## Function

Converts 64-bit floating-point real number specified for Ⓢ into 32-bit floating-point real number, and stores the conversion result to the device specified for ⓓ.



## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is 0.	—	—	—	—	○	○
4141	The conversion result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Conversion result}  $	—	—	—	—	○	○



## Program Example

- (1) The program which converts 64-bit floating-point real number of the devices, D10 to D13, into 32-bit floating-point real number when X0 turns ON, and outputs the conversion result to the devices, D0 to D1.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	EDCON	D10 D0
4	END	

# 6.4 Data Transfer Instructions

## 6.4.1 MOV, MOVP, DMOV, DMOVP

Basic High performance Process Redundant Universal LCPU




Ⓢ : Data to be transferred or the number of the device where the data to be transferred is stored (BIN 16/32 bits)  
 Ⓣ : Number of the device where the data will be transferred (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

### Function


#### MOV

(1) Transfers the 16-bit data from the device designated by Ⓢ to the device designated by Ⓣ.



#### DMOV

(1) Transfers 32-bit data at the device designated by Ⓢ to the device designated by Ⓣ.




### Operation Error

(1) There is no operation error in the MOV(P) or DMOV(P) instruction.

### Program Example

(1) The following program stores input data from X0 to XB at D8.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	MOVP	K3X0 D8
4	END	


(2) The following program stores the constant K155 at D8 when X8 goes ON.



(3) The following program stores the data from D0 and D1 at D7 and D8.



(4) The following program stores the data from X0 to X1F at D0 and D1.



## 6.4.2 EMOV, EMOVP

Ver. Basic High performance Process Redundant Universal LCPU

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



Ⓢ : Data to be transferred or number of the device to which the data to be transferred is stored (real number)


Ⓣ : The number of the device to which the transferred data will be stored (real number)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○ <sup>*1</sup>	○	—	—	
Ⓣ	—	○	—	○	○ <sup>*1</sup>	○	—	—	

\*1: Available only in multiple Universal model QCPU, LCPU

### Function

Transfers 32-bit floating decimal point type real number data being stored at the device designated by Ⓢ to a device designated by Ⓣ.




### Operation Error


(1) There is no operation error in the EMOV(P) instruction.

## Program Example

(1) The following program stores the real numbers at D10 and D11 at D0 and D1.



(2) The following program stores the real number -1.23 at D10 and D11 when X8 is ON.



### 6.4.3 EDMOV, EDMOVP




Ⓢ : Data to be transferred or number of the device to which the data to be transferred is stored (real number)

ⓓ : The number of the device to which the transferred data will be stored (real number)

Setting Data	Internal Devices		R, ZR	J <sub>0</sub>		U <sub>0</sub> G <sub>0</sub>	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—
ⓓ	—	○				—		—	—

## Function

Transfers 64-bit floating decimal point type real number data being stored at the device designated by Ⓢ to a device designated by ⓓ.




## Operation Error


(1) There is no operation error in the EDMOV(P) instruction.

## Program Example

- (1) The following program stores the 64-bit floating decimal point type real number at D10 to D13 at D0 to D3.



- (2) The following program stores the real number -1.23 at D10 to D13 when X8 is ON.



## 6.4.4 \$MOV, \$MOV P

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Character string to be transferred (maximum string length: 32 characters) or head number of the devices where the character string to be transferred is stored (character string)
- Ⓣ : Head number of the devices where the transferred character string will be stored (character string)

Setting Data	Internal Devices		R, ZR	J		U:IG	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—
Ⓣ	—	○				—		—	—

## Function


- (1) Transfers the character string data designated by Ⓢ to the devices from the device designated by Ⓣ and onward. The character string data enclosed in " (double quotes) or devices from the number specified by Ⓢ to the device number storing "00<sub>H</sub>" are transferred all at once.




## \$MOV, \$MOVP

- (2) Processing will be performed without error even in cases where the range for the devices storing the character data to be transferred (S to S+n) overlaps with the range of the devices which will store the character string data after it has been transferred (D to D+n).

The following occurs when the character string data that had been stored from D10 to D13 is transferred to D11 to D14:



- (3) If the "00<sub>H</sub>" code is being stored at lower bytes of S+n, "00<sub>H</sub>" will be stored at both the higher bytes and the lower bytes of D+n.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	There is no "00 <sub>H</sub> " code stored in the devices between the device number specified by S and the corresponding device number. The entire character string cannot be stored in the points between the device number specified by S and the last device number of the corresponding device. The character string of S exceeds 16383 characters.	○	○	○	○	○	○

## Program Example

- (1) The character string data stored in D10 to D12 is transferred to D20 to D22 when X0 goes ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	\$MOVP	D10 D20
4	END	

[Operation]



- (2) When X0 is turned ON, the character string "ABCD" is transferred to D20 and D21.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	\$MOVP	"ABCD" D20
6	END	

# 6.4.5 CML, CMLP, DCML, DCMLP

Basic High performance Process Redundant Universal LCPU



Ⓢ : Data to be reversed or the number of the device where data to be reversed is stored (BIN 16/32 bits)


Ⓣ : Number of the device where the reversing result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

## Function


### CML

(1) Inverts 16-bit data designated by Ⓢ bit by bit, and transfers the result to the device designated by Ⓣ.



### DCML

(1) Inverts 32-bit data designated by Ⓢ bit by bit, and transfers the result to the device designated by Ⓣ.




## Operation Error

(1) There is no operation error in the CML(P) or DCML(P) instruction.


## Program Example

(1) The following program inverts the data from X0 to X7, and transfers result to D0.




[Operation]

If "Number of bits of (S) < Number of bits of (D)"




(2) The following program inverts the data at M16 to M23, and transfers the result to Y40 to Y47.




[Operation]


If "Number of bits of (S) < Number of bits of (D)"




(3) The following program inverts the data at D0 when X3 is ON, and stores the result at D16.



[Operation]




(4) The following program inverts the data at X0 to X1F, and transfers results to D0 and D1.






[Operation]

If "Number of bits of (S) < Number of bits of (D)"



(5) The following program inverts the data at M16 to M35, and transfers it to Y40 to Y63.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM402
1	DCML	K5M16 K6Y40
4	END	


[Operation]

If "Number of bits of (S) < Number of bits of (D)"



(6) Inverts the data at D0 and D1 when X3 is ON, and stores the result at D16 and D17.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X3
1	DCMLP	D0 D16
4	END	

[Operation]



## 6.4.6 BMOV, BMOVP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where the data to be transferred is stored (BIN 16 bits)
- Ⓣ : Head number of the devices of transfer destination (BIN 16 bits)
- n : Number of transfers (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ				○				—	—
Ⓣ				○				—	—
n				○				○	—

6 6.4 Data Transfer Instructions 6.4.6 BMOV, BMOVP

## Function

- (1) Transfers in batch 16-bit data of n points from the device designated by (S) to location n points from the device designated by (D).



- (2) Transfers can be accomplished even in cases where there is an overlap between the source and destination device. In the case of transmission to the smaller device number, transmission is from (S); for transmission to the larger device number, transmission is from (S) + (n-1).

However, as shown in the example below, when transferring data from R to ZR, or from ZR to R, the range to be transferred (source) and the range of destination must not overlap.

Transfer from R to R, or from ZR to ZR can be performed without any problem.


- ZR transfer range ((specified head No. of ZR) to (specified head No. of ZR + the number of transfers -1))
- R transfer range ((specified head No. of R + file register block No. ×32768) to (specified head No. of R + file register block No. ×32768 + the number of transfers -1))

**Example**

Transfer ranges of ZR and R overlap when transferring 10000 blocks of data from ZR30000 (source) to R10 (block No.1 of the destination).


- ZR transfer range → (30000) to (30000+10000-1) → (30000) to (39999)
- R transfer range → (10+(1×32768)) to (10+(1×32768)+10000-1) → (32778) to (42777)

Therefore, the range 32778 to 39999 overlaps and the data is not correctly transferred.



- (3) When (S) is a word device and (D) is a bit device, the object for the word device will be the number of bits designated by the bit device digit designation.

If K1Y30 has been designated by (D), the lower four bits of the word device designated by (S) will become the object.



- (4) If bit device has been designated for (S) and (D), then (S) and (D) should always have the same number of digits.
- (5) When using a link direct device and an intelligent function module device for (S) and (D), only either of (S) or (D) can be used.

(6) Selection whether to check a device range

Whether to check a device range during execution of the BMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established).

While SM237 is ON, whether  $\text{S} \text{ to } \text{S} + (n) - 1$  and  $\text{D} \text{ to } \text{D} + (n) - 1$  are within the device range or not are not checked.

## Caution

While SM237 is on, do not make the following access.

- The indexing target exceeds the device range.
- The value obtained from " $\text{D} \text{ to } \text{D} + (n) - 1$ " is over the boundaries of the device ranges.\*1
- Accessing the file register with file register not set.
- Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).

\*1: Refer to the DFMOV instruction.



SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or later and LCPU.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in $\text{S}$ or $\text{D}$ .	○	○	○	○	○	○

## Program Example

(1) The following program outputs the lower 4 bits of data at D66 to D69 to Y30 to Y3F in 4-point units.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM402
1	BMOVP	D66 K1Y30 K4
5	END	


[Operation]



# FMOV, FMOVP

(2) The following program outputs the data at X20 to X2F to D100 to D103 in 4-point units.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM402
1	BMOV	K1X20 D100 K4
5	END	

[Operation]



## 6.4.7 FMOV, FMOVP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Data to be transferred or the head number of the devices where the data to be transferred is stored (BIN 16 bits)
- Ⓣ : Head number of the devices of transfer destination (BIN 16 bits)
- n : Number of transfers (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ									—
Ⓣ									—
n									—


### Function

(1) Transfers 16-bit data at the device designated by Ⓢ to n points of devices starting from the one designated by Ⓣ.



(2) In cases where Ⓢ designates a word device and Ⓣ a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device Ⓢ.

If K1Y30 has been designated by Ⓣ, the lower 4 bits of the word device designated by Ⓢ will become the object.



(3) If bit device has been designated for Ⓢ and Ⓣ, then Ⓢ and Ⓣ should always have the same number of digits.

(4) Selection whether to check a device range

Whether to check a device range during execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established).

While SM237 is ON, whether  $\text{D}$  to  $\text{D} + (n) - 1$  is within the device range or not is not checked.

For details of SM237, refer to the User's Manual (Hardware design, Maintenance and Inspection) for the CPU module used.

## Caution

While SM237 is on, do not make the following access.

- The indexing target exceeds the device range.
- The value obtained from " $\text{D}$  to  $\text{D} + (n) - 1$ " is over the boundaries of the device ranges.\*1
- Accessing the file register with file register not set.
- Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).

\*1: Refer to the DFMOV instruction.



SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or later and LCPUCPU.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPUCPU
4101	The points specified in n exceed those of the corresponding device specified in $\text{S}$ or $\text{D}$ .	○	○	○	○	○	○

## Program Example

(1) The following program outputs the lower 4 bits of D0 when XA goes ON to Y10 to Y23 in 4-bit units.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	XOA
1	FMOVP	D0 K1Y10 K5
5	END	

[Operation]



(2) The following program outputs the data at X20 through X23 to D100 through D103 when XA goes ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	XOA
1	FMOVP	K1X20 D100 K4
5	END	

# DFMOV, DFMOVP


[Operation]



## 6.4.8 DFMOV, DFMOVP



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- Ⓢ : Data to be transferred or head number of the devices where the data to be transferred are stored (BIN 32 bits)
- Ⓧ : Head number of the devices of transfer destination (BIN 32 bits)
- n : Number of transfers (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J <small>ON</small>		U <small>NGO</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ			○				○		—
Ⓧ			○				—		—
n			○				○		—


## Function

- (1) This instruction transfers 32-bit data of the device specified by Ⓢ to the n-point devices starting from the device specified by Ⓧ.



- (2) If  $\textcircled{S}$  specifies data of a device with digit specification, the amount of data to be transferred will be the amount of the data specified digit.


If K5Y0 is specified by  $\textcircled{S}$ , the lower 20 bits (five digits) of the word device specified by  $\textcircled{S}$  will be the object.



- (3) If  $\textcircled{D}$  specifies data of a device with digit specification, the amount of data stored in the device specified by  $\textcircled{D}$  will be transferred.

If K5Y0 is specified by  $\textcircled{D}$ , the lower 20 bits of the word device specified by  $\textcircled{S}$  will be the object.

If both  $\textcircled{S}$  and  $\textcircled{D}$  specify data of a device with digit specification, the amount of data specified by  $\textcircled{D}$  will be transferred regardless of the number of digits.



- (4) If the value specified by n is 0, the instruction will be not processed.  
 (5) Whether to check a device range during the execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237). (Only when the conditions of the subset processing are established)

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified for n is negative.	—	—	—	—	○	○
4101	Data points to be transferred (n) exceed the points of the device specified in $\textcircled{D}$ .	—	—	—	—	○	○

## Program Example

- (1) The following program stores the value data stored at Y0 to Y13(20 bits) into D10 to D17,when M0 is turned on,

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M0
1	DFMOV	K5Y0 D10 K4
5	END	


# XCH, XCHP, DXCH, DXCHP

[Operation]



## 6.4.9 XCH, XCHP, DXCH, DXCHP

Basic High performance Process Redundant Universal LCPU




Ⓛ1, Ⓛ2: Head number of the devices where the data to be exchanged is stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓛ1									—
Ⓛ2									—

## Function


### XCH

(1) Conducts 16-bit data exchange between Ⓛ1 and Ⓛ2.



### DXCH

(1) Conducts 32-bit data exchange between Ⓛ1+1, Ⓛ1 and Ⓛ2+1, Ⓛ2.






## Operation Error


- (1) There is no error in the XCH (P) or DXCH (P) instruction.

## Program Example


- (1) The following program exchanges the present value of T0 with the contents of D0 when X8 goes ON.




- (2) The following program exchanges the contents of D0 with the data from M16 to M31 when X10 goes ON.



- (3) The following program exchanges the contents of D0 and D1 with the data at M16 to M47 when X10 goes ON.




- (4) The following program exchanges the contents of D0 and D1 with those of D9 and D10 when M0 goes ON.



## 6.4.10 BXCH, BXCHP

Basic High performance Process Redundant Universal LCPU




(D1), (D2): Head number of the devices where the data to be exchanged is stored (BIN 16 bits)  
 n : Number of exchanges (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:IG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
(D1)	—	○	○			—			—
(D2)	—	○	○			—			—
n	○	○	○			○			—

## Function

- (1) Exchanges 16-bit data of n points from device designated by ① and 16-bit data of n points from device designated by ②.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in ① or ②. The ① and ② devices overlap.	○	○	○	○	○	○

## Program Example

- (1) The following program exchanges 16-bit data for 3 points from D200 for 16-bit data for 3 points from R0 when X1C goes ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X1C
1	BXCHP	D200 R0 K3
5	END	

[Operation]



# 6.4.11 SWAP, SWAPP

Basic High performance Process Redundant Universal LCPU




Ⓣ : Head number of the devices where the data is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓣ									—

## Function

- (1) Exchanges the higher and lower 8 bits of the device designated by Ⓣ.



6


## Operation Error

- (1) There is no operation error in the SWAP(P) instruction.

## Program Example

- (1) The following program exchanges the higher 8 bits and lower 8 bits of R10 when X10 goes ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X10
1	SWAPP	R10
3	END	

[Operation]




6.4 Data Transfer Instructions  
6.4.11 SWAP, SWAPP

# 6.5 Program Branch Instructions

## 6.5.1 CJ, SCJ, JMP

Basic High performance Process Redundant Universal LCPU




P\*\* : Pointer number of jump destination (Device name)

Setting Data	Internal Devices		R, ZR	J <small>0</small> V <small>0</small>		U <small>0</small> V <small>0</small>	Zn	Constants	Other
	Bit	Word		Bit	Word				
P									○

### Function


#### CJ

- Executes the program specified by the pointer number within the same program file, when the execution command is ON.
- When the execution command is OFF, the program at the next step is executed.



#### SCJ

- Executes the program specified by the pointer number within the same program file starting with the scan immediately after OFF→ON of the execution command.
- When the execution command is OFF or turned ON→OFF, the program at the next step is executed.




## JMP

- (1) Unconditionally executes program of designated pointer number within the same program file.


### Point

Note the following points when using the jump instruction.


1. After the timer coil has gone ON, accurate measurements cannot be made if there is an attempt to jump the timer of a coil that has been turned ON using the CJ, SCJ or JMP instructions.
2. Scan time is shortened if the CJ, SCJ or JMP instruction is used to force a jump to the OUT instruction.
3. Scan time is shortened if the CJ, SCJ or JMP instruction is used to force a jump to the rear.
4. The CJ, SCJ, and JMP instructions can be used to jump to a step prior to the step currently being executed. However, it is necessary to consider methods to get out of the loop so that the watchdog timer does not time out in the process.



5. The device to which a jump has been made with the CJ, SCJ or JMP does not change.



6. The label (P\*) occupies step 1.



7. The jump instructions can be used only for pointer numbers within the same program file.
8. If a jump is made to a pointer number inside the skip range during a skip operation, program execution will be taken up following the pointer number of the jump destination.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4210	The specified pointer number is not set before the END instruction. A pointer number which is not in use as a label in the same program has been specified. A common pointer in another program is specified.	○	○	○	○	○	○

## Program Example

(1) The following program jumps to P3 when X9 goes ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X9
1	CJ	P3
3	LD	X30
4	OUT	Y6F
5	P3	
6	LD	X41
7	OUT	Y7E
8	END	

(2) The following program jumps to P3 from the next scan after XC goes ON.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0C
1	SCJ	P3
3	LD	X30
4	OUT	Y6F
5	P3	
6	LD	X41
7	OUT	Y7E
8	END	

## Caution

(1) When using the Universal model QCPU and LCPU with the SCJ instruction, inserting "AND SM400" (or the NOP instruction) in immediately before the SCJ instruction is required.

[Program example 1]

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M0
1	AND	SM400
2	SCJ	P0

[Program example 2]

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M0
1	OUT	Y0
2	AND	SM400
3	SCJ	P0

# 6.5.2 GOEND

Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	JND		U:NG	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

## Function

- (1) Jumps to the FEND or END instruction in the same program file.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	After the FOR instruction was executed, the GOEND instruction was executed prior to the NEXT instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4211	After the CALL, ECALL instruction was executed, the GOEND instruction was executed prior to the the RET instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4221	During an interrupt program, the GOEND instruction was executed prior to the IRET instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4230	The GOEND instruction was executed during the CHKCIR to CHKEND instruction execution.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4231	The GOEND instruction was executed during the IX to IXEND instruction execution.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

- (1) The following program jumps to the END instruction if D0 holds a negative number.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD<	D0 KO
3	GOEND	
4	END	

# 6.6 Program Execution Control Instructions

## 6.6.1 DI, EI, IMASK

Basic High performance Process Redundant Universal LCPU

1 When the Basic model QCPU is used



Ⓢ : Interrupt mask data or head number of the devices where the interrupt mask data is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small> ~ <small>7</small>		U <small>0</small> ~ <small>7</small>	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○					—		

### Function


#### DI

- (1) Disables the execution of an interrupt program until the EI instruction has been executed, even if a start cause for the interrupt program occurs.
- (2) A DI state is entered when power is turned ON or when the CPU module is reset.

#### EI

The EI instruction is used to clear the interrupt disable state resulting from the execution of the DI instruction, and to create a state in which the interrupt program designated by the interrupt pointer number certified by the IMASK instruction can be executed.

When the IMASK instruction is not executed, I32 to I47 are disabled.





## IMASK


- (1) Enables/disables the execution of the interrupt program marked by the designated interrupt pointer by using the bit pattern of 8 points from the device designated by  $\textcircled{S}$ .
  - 1(ON).....Interrupt program execution enabled
  - 0(OFF).....Interrupt program execution disabled
- (2) The interrupt pointer numbers corresponding to the individual bits are as shown below:

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
$\textcircled{S}$	I15	I14	I13	I12	I11	I10	I9	I8	I7	I6	I5	I4	I3	I2	I1	I0
$\textcircled{S} + 1$	I31	I30	I29	I28	I27	I26	I25	I24	I23	I22	I21	I20	I19	I18	I17	I16
$\textcircled{S} + 2$	I47	I46	I45	I44	I43	I42	I41	I40	I39	I38	I37	I36	I35	I34	I33	I32
$\textcircled{S} + 3$	I63	I62	I61	I60	I59	I58	I57	I56	I55	I54	I53	I52	I51	I50	I49	I48
$\textcircled{S} + 4$	I79	I78	I77	I76	I75	I74	I73	I72	I71	I70	I69	I68	I67	I66	I65	I64
$\textcircled{S} + 5$	I95	I94	I93	I92	I91	I90	I89	I88	I87	I86	I85	I84	I83	I82	I81	I80
$\textcircled{S} + 6$	I111	I110	I109	I108	I107	I106	I105	I104	I103	I102	I101	I100	I99	I98	I97	I96
$\textcircled{S} + 7$	I127	I126	I125	I124	I123	I122	I121	I120	I119	I118	I117	I116	I115	I114	I113	I112

- (3) When the power is turned ON or when the CPU module has been reset, the execution of interrupt programs I0 to I31, I48 to I127 is enabled, and the execution of interrupt programs I32 to I47 is disabled.
- (4) The statuses of devices  $\textcircled{S}$ ,  $\textcircled{S}+1$ ,  $\textcircled{S}+2$ , and  $\textcircled{S}+3$  to  $\textcircled{S}+7$  are stored in SD715 to SD717 and SD781 to SD785 (storage area for the IMASK instruction mask pattern).
- (5) Although the special registers are separated as SD715 to SD717 and SD781 to SD785, device numbers should be designated as  $\textcircled{S}$  to  $\textcircled{S}+7$  successively.

### Point

1. An interrupt pointer occupies 1 step.



2. For the information on interrupt conditions, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
3. The DI state (interrupt disabled) is active during the execution of an interrupt program. Do not insert the EI instructions in interrupt programs to attempt the execution of multiple interrupts, with interrupt programs running inside interrupt programs.
4. If there are the EI and DI instructions within a master control, these instructions will be executed regardless of the execution/non-execution status of the MC instruction.


## Operation Error

- (1) There is no operation error in the DI, EI, or IMASK instruction.

## Program Example

(1) The following program is designed to enable the execution of only the interrupt programs having the interrupt pointer numbers I1 and I3 while X0 is ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	CJ	P10
3	DI	
4	P10	
5	LD	X1
6	CJ	P20
8	LD	X0
9	MOV P	HOA D10
11	FMOV P	KO D11 K7
15	IMASK	D10
17	EI	
18	P20	
19	LD	MO
20	OUT	Y20
21	FEND	
22	I1	
23	LD	M10
24	MOV P	K10 D100
26	IRET	
27	I3	
28	LD	M11
29	+P	D100 D200
32	IRET	
33	END	

2 When the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU or LCPU is used



Ⓢ : Head number of the devices where the interrupt mask data is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small> ~ <small>7</small>		U <small>0</small> ~ <small>7</small>	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○					—		

## Function


### DI

- (1) Disables the execution of an interrupt program until the EI instruction has been executed, even if a start cause for the interrupt program occurs.
- (2) A DI state is entered when power is turned ON or when the CPU module is reset.

## EI

The EI instruction is used to clear the interrupt disable state resulting from the execution of the DI instruction, and to create a state in which the interrupt program designated by the interrupt pointer number enabled by the IMASK instruction and the fixed cycle execution type program can be executed.

When the IMASK instruction is not executed, I32 to I47 are disabled.



## IMASK

(1) Enables/disables the execution of the interrupt program marked by the designated interrupt pointer by using the bit pattern of 16 points from the device designated by  $\textcircled{S}$ .

- 1(ON).....Interrupt program execution enabled
- 0(OFF).....Interrupt program execution disabled

(2) The interrupt pointer numbers corresponding to the individual bits are as shown below:

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
$\textcircled{S}$	I15	I14	I13	I12	I11	I10	I9	I8	I7	I6	I5	I4	I3	I2	I1	I0
$\textcircled{S} + 1$	I31	I30	I29	I28	I27	I26	I25	I24	I23	I22	I21	I20	I19	I18	I17	I16
$\textcircled{S} + 2$	I47	I46	I45	I44	I43	I42	I41	I40	I39	I38	I37	I36	I35	I34	I33	I32
$\textcircled{S} + 3$	I63	I62	I61	I60	I59	I58	I57	I56	I55	I54	I53	I52	I51	I50	I49	I48
$\textcircled{S} + 4$	I79	I78	I77	I76	I75	I74	I73	I72	I71	I70	I69	I68	I67	I66	I65	I64
$\textcircled{S} + 5$	I95	I94	I93	I92	I91	I90	I89	I88	I87	I86	I85	I84	I83	I82	I81	I80
$\textcircled{S} + 6$	I111	I110	I109	I108	I107	I106	I105	I104	I103	I102	I101	I100	I99	I98	I97	I96
$\textcircled{S} + 7$	I127	I126	I125	I124	I123	I122	I121	I120	I119	I118	I117	I116	I115	I114	I113	I112
$\textcircled{S} + 8$	I143	I142	I141	I140	I139	I138	I137	I136	I135	I134	I133	I132	I131	I130	I129	I128
$\textcircled{S} + 9$	I159	I158	I157	I156	I155	I154	I153	I152	I151	I150	I149	I148	I147	I146	I145	I144
$\textcircled{S} + 10$	I175	I174	I173	I172	I171	I170	I169	I168	I167	I166	I165	I164	I163	I162	I161	I160
$\textcircled{S} + 11$	I191	I190	I189	I188	I187	I186	I185	I184	I183	I182	I181	I180	I179	I178	I177	I176
$\textcircled{S} + 12$	I207	I206	I205	I204	I203	I202	I201	I200	I199	I198	I197	I196	I195	I194	I193	I192
$\textcircled{S} + 13$	I223	I222	I221	I220	I219	I218	I217	I216	I215	I214	I213	I212	I211	I210	I209	I208
$\textcircled{S} + 14$	I239	I238	I237	I236	I235	I234	I233	I232	I231	I230	I229	I228	I227	I226	I225	I224
$\textcircled{S} + 15$	I255	I254	I253	I252	I251	I250	I249	I248	I247	I246	I245	I244	I243	I242	I241	I240

(3) When the power is turned on or the CPU module is reset, the interrupt programs are as follows.

(a) High Performance model QCPU, Process CPU, and Redundant CPU

Execution of interrupt programs I0 to I31 and I48 to I255 is enabled, and execution of interrupt programs I32 to I47 is disabled.

(b) Universal model QCPU and LCPU


Execution of interrupt programs I0 to I31 and I45 to I255 is enabled, and execution of interrupt programs I32 to I44 is disabled.

(4) The status of devices  $\textcircled{S}$ ,  $\textcircled{S}+1$ ,  $\textcircled{S}+2$ , and  $\textcircled{S}+3$  to  $\textcircled{S}+15$  are stored in SD715 to SD717 and SD781 to SD793 (storage area for the IMASK instruction mask pattern).

(5) Although the special registers are separated as SD715 to SD717 and SD781 to SD793, device numbers should be designated as  $\textcircled{S}$  to  $\textcircled{S}+15$  successively.

**Point**

1. An interrupt pointer occupies 1 step.



2. For the information on interrupt conditions, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
3. The DI state (interrupt disabled) is active during the execution of an interrupt program. Do not insert the EI instructions in interrupt programs to attempt the execution of multiple interrupts, with interrupt programs running inside interrupt programs.
4. If there are the EI and DI instructions within a master control, these instructions will be executed regardless of the execution/non-execution status of the MC instruction.

## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by ⑤ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program creates an execution enabled state for the interrupt program marked by the interrupt pointer number when X0 is ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	CJ	P10
3	D1	
4	P10	
5	LD	X1
6	CJ	P20
8	LD	X0
9	MOV	H0A D10
11	FMOV	K0 D11 K15
15	IMASK	D10
17	EI	
18	P20	
19	LD	M0
20	OUT	Y20
21	FEND	
22	I1	
23	LD	M10
24	MOV	K10 D100
26	IRET	
27	I3	
28	LD	M11
29	+P	D100 D200
32	IRET	
33	END	

## 6.6.2 IRET

Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J <sub>000</sub>		U <sub>000</sub>	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

### Function

- (1) Indicates the completion of interrupt program processing.
- (2) Returns to sequence program processing following the execution of the IRET instruction.

### Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4220	There is no pointer corresponding to the interrupt number.	○	○	○	○	○	○
4221	After an interrupt occurred, the END, FEND, GOEND, or STOP instruction was executed prior to the IRET instruction.	○	○	○	○	○	○
4223	The IRET instruction was executed before the interrupt program is executed.	○	○	○	○	○	○
4223	The IRET instruction was executed during the fixed scan execution type program.	—	—	—	—	○	○

### Program Example

- (1) The following program adds 1 to D0 if M0 is ON when the number 3 interrupt is generated.

[Ladder Mode]


[List Mode]



## 6.7 I/O Refresh Instructions

### 6.7.1 RFS, RFSP

Basic High performance Process Redundant Universal LCPU



Ⓢ : Head number of the devices to be refreshed (bits)


n : Number of refreshes (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	JOG		U\G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○ (Only X, Y)								—
n	○				○				—


### Function

- Refreshes only the device being scanned during a scan, and functions to fetch input from external sources or to output data to an output module.
- Fetching of input from or sending output to an external source is conducted in batch only after the execution of the END instruction, so it is not possible to output a pulse signal to an outside source during the execution of a scan. When the I/O refresh instruction is executed, the inputs (X) or outputs (Y) of the corresponding device numbers are refreshed forcibly midway through program execution. Therefore, a pulse signal can be output to an external source during a scan.
- Use direct access inputs (DX) or direct access outputs (DY) to refresh inputs (X) or outputs (Y) in 1-point units.

[Program based on the RFS instruction]



[Program based on direct access input and direct access output]



## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the proximate I/O.	○	○	○	○	○	—

## Program Example

(1) The following program refreshes X100 to X11F and Y200 to Y23F when M0 goes ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	RFSP	X100 H20
4	RFSP	Y200 H40
7	END	



## 6.8 Other Convenient Instructions

### 6.8.1 UDCNT1



- Ⓢ : Ⓢ + 0: Input number for count input (bits)  
 Ⓢ + 1: For setting count up/down (bits)  
 • OFF: Count up (add numbers when counting)  
 • ON: Count down (subtract numbers when counting)
- Ⓣ : Number of the counter to be enabled to start counting with the UDCNT1 instruction (Device name)
- n : Value to set (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○ (Only X) <sup>*1</sup>	—	—			—			—
Ⓣ	—	△ (Only C) <sup>*2</sup>	—			—			—
n	△ <sup>*2</sup>	△ <sup>*2</sup>	△ <sup>*2</sup>			○			—

\*1: Only the X device can be used for Ⓢ. However, the X device can be used only in the range of number of I/O points (the number of accessible points to actual I/O modules).

\*2: Local devices and the file registers set for individual programs cannot be used.

### Function

- When the input designated at Ⓢ goes from OFF to ON, the present value of the counter designated at Ⓣ will be updated.
- The direction of the count is determined by the ON/OFF status of the input designated by Ⓢ+1.
  - OFF: Count up (counts by adding to the present value)
  - ON : Count down (counts by subtracting from the present value)
- Count processing is conducted as described below:
  - When the count is going up, the counter contact designated at Ⓣ goes ON when the present value becomes identical with the setting value designated by n. However, the present value count will continue even when the contact of the counter designated at Ⓣ goes ON. (See Program Example (1))
  - When the count is going down, the counter for the contact designated at Ⓣ goes OFF when the present value reaches the set value -1. (See Program Example (1))
  - The counter designated at Ⓣ is a ring counter. If it is counting up when the present value is 32767, the present value will become -32768. Further, if it is counting down when the present value is -32768, the present value will become 32767. The count processing performed on the present value is as shown below:



- The UDCNT1 instruction triggers counting when the execution command is turned OFF→ON and suspends counting when the execution command is turned ON→OFF.  
When the execution command is turned OFF→ON again, the counting resumes from the suspended value.
- The RST instruction clears the present value of the counter designated at Ⓣ and turns the contact OFF.

### Point

1. With the UDCNT1 instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP→RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval
High Performance model QCPU, Process CPU, Universal model QCPU, LCPU	1 ms

2. The set value cannot be changed during counting directed by the UDCNT1 instruction (while the execution command is ON). To change the set value, turn OFF the execution command.
3. Counters designated by the UDCNT1 instruction cannot be used by any other instruction. If they are used by other instructions, they will not be capable of returning an accurate count.
4. The UDCNT1 instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent UDCNT1 instructions are not processed.

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by $\text{S}$ exceeds the range of the corresponding device.	—	○	—	○	○	○

## Program Example

- (1) This program uses C0 (Up/Down counter) to count the number of times X0 goes from OFF to ON after X20 has gone ON.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X20
1	UDCNT1	X0 C0 K5
5	END	

[Operation]



## 6.8.2 UDCNT2



- S : S + 0: Input number for count input (A phase pulse) (bits)  
       S + 1: Input number for count input (B phase pulse) (bits)  
 D : Number of the counter to be enabled to start counting with the UDCNT2 instruction (Device name)  
 n : Value to set (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J:O		U:V:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
S	○ (Only X) <sup>*1</sup>	—	—	—		—	—	—	—
D	—	△ (Only C) <sup>*2</sup>	—	—		—	—	—	—
n	△ <sup>*2</sup>	△ <sup>*2</sup>	△ <sup>*2</sup>	—		○	—	—	—

\*1: Only the X device can be used for S. However, the X device can be used only in the range of number of I/O points (the number of accessible points to actual I/O modules).

\*2: Local devices and the file registers set for individual programs cannot be used.

### Function

- The present value of the counter designated by D is updated depending on the status of the input designated by S (A phase pulse) and the status of the input designated by S+1 (B phase pulse).
- Direction of the count is determined in the following manner:
  - When S is ON, if S+1 goes from OFF to ON, count up operation is performed (values are added to the present value of the counter).
  - When S is ON, if S+1 goes from ON to OFF, count down operation is performed (values are subtracted from the present value of the counter).
  - No count operation is performed if S is OFF.
- Count processing is conducted as described below:
  - When the count is going up, the counter contact designated at D goes ON when the present value becomes identical with the setting value designated by n. However, the present value count will continue even when the contact of the counter designated at D goes ON. (See Program Example (1))
  - When the count is going down, the counter for the contact designated at D goes OFF when the present value reaches the set value -1. (See Program Example (1))
  - The counter designated at D is a ring counter. If it is counting up when the present value is 32767, the present value will become -32768. Further, if it is counting down when the present value is -32768, the present value will become 32767. The count processing performed on the present value is as shown below:



- Count processing conducted according to the UDCNT2 instruction begins when the count command goes from OFF to ON, and is suspended when it goes from ON to OFF. When the execution command is turned OFF to ON again, the counting resumes from the suspended value.
- The RST instruction clears the present value of the counter designated at D and turns the contact OFF.

**Point**

1. With the UDCNT2 instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP→RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval
High Performance model QCPU, Process CPU, Universal model QCPU, LCPU	1 ms

2. The set value cannot be changed during counting directed by the UDCNT2 instruction (while the execution command is ON). To change the set value, turn OFF the execution command.
3. Counters designated by the UDCNT2 instruction cannot be used by any other instruction. If they are used by other instructions, they will not be capable of returning an accurate count.
4. The UDCNT2 instruction can be used as many as 5 times within all the programs being executed. The sixth and the subsequent UDCNT2 instructions are not processed.

## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by $\text{S}$ exceeds the range of the corresponding device.	—	○	—	○	○	○

## Program Example

(1) The following program performs a count operation as instructed by C0 (count up or down) on the status of X0 and X1 after X20 has gone ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	UDCNT2	X0 C0 K3
5	END	

[Operation]



### 6.8.3 TTMR

Basic
High performance
Process
Redundant
Universal
LCPU



Ⓧ : Ⓧ + 0: The device where measurement value is stored (BIN 16 bit)

Ⓧ + 1: For CPU module system use (BIN 16 bit)

n : Measurement value multiplier (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J00		U00G0	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓧ	—	○				—			—
n	—	○				○			—

### Function

- (1) Measures the time while the execution command is ON in units of seconds, and stores the multiplied value of the measured time by the multiplier specified by n at the device designated by Ⓧ.
- (2) Clears the device designated by Ⓧ+0 or Ⓧ+1 when the execution command is turned OFF→ON.
- (3) The multipliers that can be designated by n are as shown below:

n	Multiplier
0	1
1	10
2	100

#### Point

1. Time measurements are conducted when the TTMR instruction is executed. Using the JMP or similar instruction to jump the TTMR instruction will make it impossible to get an accurate measurement.
2. Do not change the multiplier designated by n while the TTMR instruction is being executed. Changing this multiplier will result in an inaccurate value being returned.
3. The TTMR instruction can also be used in low speed execution type programs.
4. The device designated by Ⓧ+1 is used by the system of the CPU module, so users should not change its value. If users do change this value, the value stored in the device designated by Ⓧ will no longer be accurate.

- (4) No processing is performed when the value specified by "n" is other than 0 to 2.

### Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by Ⓧ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program stores the amount of time that X0 is ON at D0.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	TMR	DO KO
4	END	

### 6.8.4 STMR



Ⓢ : Timer number (word)

n : Value to set (BIN 16 bits).

Ⓧ : Ⓧ + 0: Off delay timer output (bits)

Ⓧ + 1: One shot timer output after OFF (bits)

Ⓧ + 2: One shot timer output after ON (bits)

Ⓧ + 3: ON delay and Off delay timer output (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	△ <sup>*1</sup>	—			—			—
n	○	○	○			○			—
Ⓧ	○	—	—			—			—

\*1: Can be used only by timer (T) data

## Function

(1) The STMR instruction uses the 4 points from the device designated by Ⓧ to perform four types of timer output.

- OFF delay timer output (Ⓧ+0)

Goes ON at the leading edge of the command for the STMR instruction, and after the trailing edge of the command, goes OFF when the amount of time designated by n has passed.

- One shot timer output after OFF (Ⓧ+1)

Goes ON at the trailing edge of the command for the STMR instruction, and goes OFF when the amount of time designated by n has passed.

- One shot timer output after ON (Ⓧ+2)

Goes ON at the leading edge of the command for the STMR instruction, and goes OFF either when the amount of time designated by n has passed, or when the command for the STMR instruction goes OFF.

- ON delay timer output (Ⓧ+3)


Goes ON at the trailing edge of the timer coil, and after the trailing edge of the command for the STMR instruction, goes OFF when the amount of time designated by n has passed.

(2) The timer coil designated by Ⓢ turns ON at the leading edge and trailing edge of the command for the STMR instruction, and starts measurement of the present value.

- The timer coil measures to the point where the value reaches the set value designated by n, then enters a time up state and goes OFF.

- If the command for the STMR instruction goes OFF before the timer coil reaches the time up state, it will remain ON. Timer measurement is continued at this time. When the STRM instruction command goes ON once again, the present value will be cleared to 0 and measurement will begin once again.

- (3) The timer contact goes ON at the leading edge of the command for the STMR instruction, and after the trailing edge is reached, the timer coil goes OFF at the trailing edge of the STMR instruction command. The timer contact is used by the CPU module system, and cannot be used by the user.



- (4) Measurement of the present value of the timer specified by the STMR instruction is executed regardless of the command ON/OFF status of the STMR instruction. If the STMR instruction is jumped with the JMP or similar instruction, it will not be possible to get accurate measurement.
- (5) Measurement unit for the timer designated by  $\textcircled{D}$  is identical to the low speed timer.
- (6) A value between 0 to 32767 can be set for n. No operation if n is other than 0 to 32767.
- (7) The timer designated by  $\textcircled{S}$  cannot be used by the OUT instruction. If the STMR instruction and the OUT instruction use the same timer number, accurate operation will not be conducted.

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by $\textcircled{D}$ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program turns Y0 and Y1 ON and OFF once each second (flicker) when X20 is ON.  
(Uses 100 ms timer)


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	ANI	M3
2	STMR	T0 K10 M0
6	LD	M1
7	OUT	Y0
8	LD	M2
9	OUT	Y1
10	END	


[Timing Chart]



### 6.8.5 ROTC



ROTC



- Ⓢ : Ⓢ + 0: Measures the number of table rotations (for system use) (BIN 16 bits)
- Ⓢ + 1: Call station number (BIN 16 bits)
- Ⓢ + 2: Call item number (BIN 16 bits)
- n1 : Number of divisions of table (2 to 32767) (BIN 16 bits)
- n2 : Number of low-speed sections (value from 0 to less than n1) (BIN 16 bits)
- Ⓧ + 0: A phase input signal (bits)
- Ⓧ + 1: B phase input signal (bits)
- Ⓧ + 2: 0 point detection input signal (bits)
- Ⓧ + 3: High speed forward rotation output signal (for system use) (bits)
- Ⓧ + 4: Low speed forward rotation output signal (for system use) (bits)
- Ⓧ + 5: Stop output signal (for system use) (bits)
- Ⓧ + 6: Low speed reverse rotation output signal (for system use) (bits)
- Ⓧ + 7: High speed reverse rotation output signal (for system use) (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○							—
n1	○	○							—
n2	○	○							—
Ⓧ	○	—							—



## Function

- (1) This control functions to enable shortest direction control of the rotary table to the position of the station number designated by  $\textcircled{S}+1$  in order to remove or deposit an item whose number has been designated by  $\textcircled{S}+2$  on a rotary table with equal divisions of the value designated by n1.
- (2) The item number and station number are controlled as items allocated by counterclockwise rotation.
- (3) The system uses  $\textcircled{S}+0$  as a counter to instruct it as to what item is at which number counting from station number 0. Do not rewrite the sequence program data.  
Accurate controls will not be possible in cases where users have rewritten the data.
- (4) The value of n2 should be less than the number of table divisions specified by n1.
- (5)  $\textcircled{D}+0$  and  $\textcircled{D}+1$  are A and B phase input signals that are used to detect whether the direction of the rotary table rotation is forward or reverse.  
The direction of rotation is judged by whether the B phase pulse is at its leading or trailing edge when the A phase pulse is ON:
  - When the B phase is at the leading edge: Forward rotation (clockwise rotation)
  - When the B phase is at the trailing edge: Reverse rotation (counterclockwise rotation)
- (6)  $\textcircled{D}+2$  is the 0 point detection output signal that goes ON when item number 0 has arrived at the No. 0 station.  
When the device designated by  $\textcircled{D}+2$  goes ON while the ROTC instruction is being executed,  $\textcircled{S}+0$  is cleared.  
It is best to perform this clear operation first, then to begin shortest direction control with the ROTC instruction.
- (7) The data from  $\textcircled{D}+3$  to  $\textcircled{D}+7$  consists of output signals needed to control the table's operation.  
The output signal of one of the devices from  $\textcircled{D}+3$  to  $\textcircled{D}+7$  will go ON in response to the execution results of the ROTC instruction.
- (8) If the command for the ROTC instruction is OFF, clears all  $\textcircled{D}+3$  to  $\textcircled{D}+7$  without performing shortest direction control.
- (9) The ROTC instruction can be used only one time in all programs where it is executed.  
Attempts to use it more than one time will result in inaccurate operations.
- (10) No processing is performed when the value of  $\textcircled{S}+0$  to  $\textcircled{S}+2$ , or the value of n2 is greater than n1.

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by $\textcircled{S}$ or $\textcircled{D}$ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example


- (1) The following program deposits the item at section D2 on a 10-division rotary table at the station at section D1, and the two sections ahead and behind this determine the rotation direction and control speed of the motor when the table is being rotated at low speed.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	OUT	M0
2	LD	X1
3	OUT	M1
4	LD	X2
5	OUT	M2
6	LD	X10
7	ROTC	D0 K10 K2 M0
12	END	



### 6.8.6 RAMP



RAMP



- n1 : Initial value (BIN 16 bits)
- n2 : Final value (BIN 16 bits)
- D1 : D1 + 0: Present value (BIN 16 bits)
- D1 + 1: Number of executions (BIN 16 bits)
- n3 : Number of shifts (BIN 16 bits)
- D2 : D2 + 0: Completion device (bits)
- D2 + 1: Bit for selecting data retaining at completion (bit)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n1	<input type="radio"/>				<input type="radio"/>			<input type="radio"/>	—
n2	<input type="radio"/>				<input type="radio"/>			<input type="radio"/>	—
D1	<input type="radio"/>				<input type="radio"/>			—	—
n3	<input type="radio"/>				<input type="radio"/>			<input type="radio"/>	—
D2	<input type="radio"/>				—			—	—

## Function

- (1) When the execution command is ON, the following processing is executed.
  - Shifts from the value specified by n1 to the value specified by n2 in the number of times specified by n3.
  - For n3, designate the number of scans (number of shifts) required for shift from n1 to n2.  
No operation if other than  $0 < n3 < 32768$ .
  - The system uses  $\text{D}1+1$  to store the number of times the instruction has been executed.
  - The value of one variation (one scan) is obtained by the expression below:

$$\text{Value of one variation (one scan)} = \frac{(\text{Value specified by } n2) - (\text{Value specified by } n1)}{(\text{Value specified by } n3)}$$

**Example** 0 is varied to 350 in seven scans as shown below.



When the calculated one variation is indivisible, compensation is made to achieve the value specified in n2 by the number of shifts specified in n3.

Hence, a linear ramp may not be made.

- (2) If the scan is performed for the number of moves specified by n3, the complete device specified by  $\text{D}2+0$  is turned ON. The ON/OFF status of the completion device and the contents of  $\text{D}1+0$  are determined by the ON/OFF status of the device designated by  $\text{D}2+1$ .
  - When  $\text{D}2+1$  is OFF,  $+0$  will go OFF at the next scan, and the RAMP instruction will begin a new move operation from the value currently at  $\text{D}2+0$ .
  - When  $\text{D}2+1$  is ON,  $\text{D}2+0$  will remain ON, and the contents of  $\text{D}1+0$  will not change.
- (3) When the command is turned OFF during the execution of this instruction, the contents of  $\text{D}1+0$  will not change following this. When the command goes ON again, the RAMP instruction will begin a new move from the present value at  $+0$ .
- (4) Do not change the specified values in n1 and n2 before the completion device specified in  $\text{D}2+0$  turns ON. Since the same expression is used every scan to calculate the value stored in  $\text{D}1+1$ , changing n1/n2 may cause a sudden variation.

## Operation Error

- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by $\text{D}1$ or $\text{D}2$ exceeds the range of the corresponding device.	—	—	—	—	○	○


## Caution

- (1) When the digit specification of bit device is made to  $\text{D}1$ , the digit specification of bit device can only be used when the following condition is met.
  - Specification of digits: K8

## Program Example

- (1) The following program changes the contents of D0 from 10 to 100 in a total of 6 scans, and saves the contents of D0 when the move has been completed.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	SET	M1
2	RAMP	K10 K100 D0 K6 M0
8	END	

[Timing Chart]



### 6.8.7 SPD




- Ⓢ : Pulse input (bits)
- n : Measurement time (unit: ms) (BIN 16 bits)
- Ⓧ : Head number of the devices where the measurement result will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○ (Only X)	—				—			—
n	△ *1	△ *1				○			—
Ⓧ	—	△ *1				—			—

\*1: Local devices and the file registers set for individual programs cannot be used.

## Function

- (1) The number of turning OFF→ON input of the device specified by ⑤ is counted for just the amount of time specified by n, and the count results are stored in the device specified by ④.



- (2) When measurement directed by the SPD instruction has been completed, measurement is done again from 0. Turn OFF the execution command to stop the measurement directed by the SPD instruction.

### Point

- With the SPD instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP→RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval
High Performance model QCPU, Process CPU, Universal model QCPU, LCPU	1 ms

- When the High Performance model QCPU or Process CPU is used:  
The instruction is not processed when n = 0.
- The SPD instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent SPD instructions are not processed.
- While the measurement is in execution (while the command input is ON) by the SPD instruction, the setting value cannot be changed. Turn OFF the command input before changing the setting value.

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by ⑤ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program measures the pulses input to X0 for a period of 500 ms when X10 goes ON, and stores the result at D0.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X10
1	SPD	X0 K500 D0
5	END	

## 6.8.8 PLSY

Basic
High performance
Process
Redundant
Universal
LCPU



- n1 : Frequency or the number of the device where frequency is stored (BIN 16 bits)
- n2 : Outputs count or the number of the device where the outputs count is stored (BIN 16 bits)
- Ⓓ : Number of the device to which pulses are output (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n1	○				○				—
n2	○				○				—
Ⓓ	△ *1				—				—

\*1: Only output (Y) can be used.

### Function

- (1) Outputs a pulse at a frequency designated by n1 the number of times designated by n2, to the output module with the output signal (Y) designated by Ⓓ.
- (2) Frequencies between 1 to 100 Hz can be designated by n1.  
If n1 is other than 1 to 100 Hz, the PLSY instruction will not be executed.
- (3) The number of outputs that can be designated by n2 is between 0 to 65535 (0000<sub>H</sub> to FFFF<sub>H</sub>).  
If n2 is set to "0", pulses are continuously output.
- (4) Only an output number corresponding to the output module can be designated for pulse output at Ⓓ.
- (5) Pulse output commences with the command leading edge of the PLSY instruction.  
Pulse output is suspended when the PLSY instruction command goes OFF.

### Point

1. With the PLSY instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP→RUN.) For this reason, the pulses that can be output must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval
High Performance model QCPU, Process CPU, Universal model QCPU, LCPU	1 ms

2. Do not change the argument for the PLSY instruction during pulse output directed by the PLSY instruction (while the execution command is ON). To change the argument, turn OFF the execution command.
3. The PLSY instruction can be used only once in all programs executed by the CPU module. The second and the subsequent PLSY instructions are not processed.

### Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by Ⓓ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program outputs a 10 Hz pulse 5 times to Y20 when X0 is ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	PLSY	K10 K5 Y20
5	END	

### 6.8.9 PWM




- n1 : ON time or the number of the device where the ON time is stored (BIN 16 bits)
- n2 : Frequency or the number of the device where the frequency is stored (BIN 16 bits)
- Ⓣ : Number of the device to which pulses are output (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n1	○				○				—
n2	○				○				—
Ⓣ	△ <sup>*1</sup>				—				—

\*1: Only output (Y) can be used.

## Function

(1) Outputs the pulse of the cycle set by n2, for the amount of time ON designated by n1, to the output module designated by Ⓣ.



(2) The setting ranges for n1 and n2 are shown below:

CPU Module Type Name	Setting Range for n1 and n2 [ms] *2
High Performance model QCPU, Process CPU, Universal model QCPU, LCPU	1 to 65535 (0001 <sub>H</sub> to FFFF <sub>H</sub> )

\*2: The value specified by n1 should be less than the value specified by n2.

**Point**

1. With the PWM instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP→RUN.) The interrupt interval of individual modules is shown below:

CPU Module Type Name	Interrupt Interval of n1, n2
High Performance model QCPU, Process CPU, Universal model QCPU, LCPU	1 ms

For this reason, the PWM instruction can be used only once within all the programs being executed by the CPU module.

2. The instruction is not processed in the following cases:
  - When both n1 and n2 are 0
  - When  $n1 \geq n2$
  - When the PWM instruction is executed twice or more.
3. Do not change the argument for the PWM instruction during pulse output directed by the PWM instruction (while the execution command is ON). To change the argument, turn OFF the execution command.

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified by Ⓢ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program outputs a 100 ms pulse once each second to Y20 when X0 is ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	PWM	K100 K1000 Y20
5	END	

## 6.8.10 MTR



- Ⓢ : Head input device (bits)
- Ⓞ1 : Head output device (bits)
- Ⓞ2 : Head number of the devices where matrix input data will be stored (bits)
- n : Number of input rows (BIN 16 bit)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○ (Only X)								—
Ⓞ1	○ (Only Y)								—
Ⓞ2	○								—
n	○				○				—



## Function

- (1) It reads the input from 16 points  $\times$  n-rows starting from the input number designated by (S), then stores fetched input data from the device designated by (D2) onward.
- (2) One row (16 points) can be fetched in 1 scan.
- (3) Fetching from the first to the n th row is repeated.
- (4) The first through the 16th points store the first row of data and the next 16 points store the second row of data at the devices following the device designated by (D2).  
For this reason, the space of 16  $\times$  n points from the device designated by (D2) are occupied by the MTR instruction.
- (5) (D1) is the output needed to select the row which will be fetched, and the system automatically turns it ON and OFF.  
It uses the n points from the device designated by (D1).
- (6) Only device numbers divisible by 16 can be designated for (S), (D1) and (D2).
- (7) For n, a value in the range from 2 to 8 can be assigned.
- (8) No processing is performed in the following cases.
  - The device number designated by (S), (D1), or (D2) is not divisible by 16.
  - The device designated by (S) is outside the actual input range.
  - The device designated by (D1) is outside the actual output range.
  - The space 16  $\times$  n points following the device designated by (D2) exceeds the relevant device range.
  - The value for n is not between 2 and 8.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device other than the input (X) was specified at (S). The device other than the output (Y) was specified at (D1) .	—	○	—	○	○	○

## Program Example

- (1) The following program fetches, when X0 is turned ON, the 16 points $\times$ 3 matrix starting from X10, and stores the matrix into the area starting from M0.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	MTR	X10 Y20 M0 K3
6	END	

[Operation]



## Caution

- (1) Note that the MTR instruction directly operates on actual input and output.  
 The output (D1) that had been turned ON by the MTR instruction does not turn OFF when the MTR command turns OFF.  
 Turn OFF the specified output (D1) in the sequence program.
- (2) The MTR instruction execution interval must be longer than the total of response time of input and output modules.  
 If the set interval is shorter than the value indicated above, an input cannot be read correctly.  
 If the scan time in a sequence program is short, select the constant scan and set the scan time longer than the total of response time.

# CHAPTER 7 APPLICATION INSTRUCTIONS

## 7.1 Logical operation instructions


(1) The logical operation instructions perform logical sum, logical product or other logical operations in 1-bit units.

Category	Processing Details	Formula for Operation	Example		
			A	B	Y
Logical product (AND)	Becomes 1 only when both input A and input B are 1; otherwise, is 0	$Y = A \cdot B$	0	0	0
			0	1	0
			1	0	0
			1	1	1
Logical sum (OR)	Becomes 0 only when both input A and input B are 0; otherwise, is 1	$Y = A + B$	0	0	0
			0	1	1
			1	0	1
			1	1	1
Exclusive OR (XOR)	Becomes 0 if input A and input B are equal; otherwise, is 1	$Y = \bar{A} \cdot B + A \cdot \bar{B}$	0	0	0
			0	1	1
			1	0	1
			1	1	0
NON exclusive logical sum (XNR)	Becomes 1 if input A and input B are equal; otherwise, is 0	$Y = (\bar{A} + B)(A + \bar{B})$	0	0	1
			0	1	0
			1	0	0
			1	1	1

# 7.1.1 WAND, WANDP, DAND, DANDP

Basic High performance Process Redundant Universal LCPU

① When two data are set ( $(D \wedge S) \rightarrow D$ ,  $(D + 1, D) \wedge (S + 1, S) \rightarrow (D + 1, D)$ )




Ⓢ : Data for a logical product operation or the head number of the devices where the data is stored (BIN 16/32 bits)  
 ⓓ : Head number of the devices where the logical product operation result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
ⓓ								—	—

## Function

### WAND


(1) A logical product operation is conducted for each bit of the 16-bit data of the device designated at ⓓ and the 16-bit data of the device designated at Ⓢ, and the results are stored in the device designated at ⓓ.



(2) When bit devices are designated, the bit devices after the points designated as digits are regarded as "0" in the operation. (See Program Example (2))

### DAND

(1) Conducts a logical product operation on each bit of the 32-bit data for the device designated by Ⓢ① and the 32-bit data for the device designated by Ⓢ②, and stores the results at the device designated by ⓓ.



(2) When bit devices are designated, the bit devices below the points designated as digits are regarded as "0" in the operation. (See Program Example (2))

## Operation Error


(1) There is no operation error in the WAND(P) or DAND(P) instruction.

## Program Example


- (1) The following program masks the digit in the 10s place of the 4-digit BCD value at D10 (second digit from the end) to 0 when XA is turned ON.

[Ladder Mode]

[List Mode]




[Operation]




- (2) The following program performs a logical product operation on the data at D99 and D100, and the 24-bit data between X30 and X47 when X8 is ON, and stores the results at D99 and D100.

[Ladder Mode]


[List Mode]



[Operation]



- 2 When three data are set (S1) ∧ (S2) → (D), (S1+1, S1) ∧ (S2+1, S2) → (D+1, D)



(S1), (S2): Data for a logical product operation or the head number of the devices where the data is stored (BIN 16/32 bits)


(D): Head number of the devices where the logical product operation result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small> G <small>0</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
(S1)					○			○	—
(S2)					○			○	—
(D)					○			—	—

## Function

## WAND


- (1) A logical product operation is conducted for each bit of the 16-bit data of the device designated at (S1) and the 16-bit data of the device designated at (S2), and the results are stored in the device designated at (D).



- (2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Examples (1) and (2))

## DAND

- (1) Conducts a logical product operation on each bit of the 32-bit data for the device designated by (S1) and the 32-bit data for the device designated by (S2), and stores the results at the device designated by (D).



- (2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Example (3))


## Operation Error

- (1) There is no operation error in the WAND(P) or DAND(P) instruction.

## Program Example

- (1) The following program performs a logical product operation on the data from X10 to X1B and the data at D33 when XA is ON, and stores the results at D40.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0A
1	WANDP	K3X10 D33 D40
5	END	

[Operation]



- (2) The following program performs a logical product operation on the data at D10 and at D20 when X1C is ON, and stores the results from M0 to M11.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X1C
1	WANDP	D10 D20 K3M0
5	END	

[Operation]



- (3) The following program masks the digit in the hundred-thousands place of the 8-digit BCD value at D10 and D11 (sixth digit from the end) to 0 when XA is ON, and outputs the results to from Y10 to Y2B.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	XOA
1	DANDP	D10 H0FF0FFFFF K7Y10
6	END	

[Operation]



# 7.1.2 BKAND, BKANDP

Basic High performance Process Redundant Universal LCPU




- Ⓢ<sup>\*1</sup> : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
- Ⓢ<sup>\*1</sup> : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
- Ⓓ<sup>\*1</sup> : Head number of the devices where the operation result will be stored (BIN 16 bits)
- n : Number of operation data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U\G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ <sup>*1</sup>	—		○			—		—	—
Ⓢ <sup>*1</sup>	—		○			—		○	—
Ⓓ <sup>*1</sup>	—		○			—		—	—
n	○		○			○		○	—

\*1: The same device number can be specified for Ⓢ<sup>1</sup> and Ⓓ or Ⓢ<sup>2</sup> and Ⓓ.


## Function

- (1) Performs a logical product operation on the data located in the n points from the device designated by Ⓢ<sup>1</sup>, and the data located in the n points from the device designated by Ⓢ<sup>2</sup>, and stores the results into the area starting from the device designated by Ⓓ.





(2) The constant designated by  $\textcircled{2}$  can be between -32768 and 32767 (BIN 16-bit data).



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	<p>The points specified in n exceed those of the corresponding device specified in <math>\textcircled{1}</math>, <math>\textcircled{2}</math>, or <math>\textcircled{3}</math>.</p> <p>The ranges of devices starting from the one specified in <math>\textcircled{1}</math> and <math>\textcircled{3}</math> overlap by n points (except when the same device is specified in <math>\textcircled{1}</math> and <math>\textcircled{3}</math>).</p> <p>The ranges of devices starting from the one specified in <math>\textcircled{2}</math> and <math>\textcircled{3}</math> overlap by n points (except when the same device is specified in <math>\textcircled{2}</math> and <math>\textcircled{3}</math>).</p>	○	○	○	○	○	○

## Program Example

(1) The following program performs a logical product operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	BKANDP	D100 R0 D200 D0
6	END	


[Operation]



# 7.1.3 WOR, WORP, DOR, DORP

Basic High performance Process Redundant Universal LCPU

1 When two data are set  $(\textcircled{D} \vee \textcircled{S} \rightarrow \textcircled{D}, (\textcircled{D}+1, \textcircled{D}) \vee (\textcircled{S}+1, \textcircled{S}) \rightarrow (\textcircled{D}+1, \textcircled{D}))$




$\textcircled{S}$  : Data for a logical sum operation or head number of the devices where the data is stored (BIN 16/32 bits)  
 $\textcircled{D}$  : Head number of the devices where the logical sum operation result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
$\textcircled{S}$								○	—
$\textcircled{D}$								—	—

## Function

### WOR


(1) Conducts a logical sum operation on each bit of the 16-bit data of the device designated by  $\textcircled{D}$  and the 16-bit data of the device designated by  $\textcircled{S}$ , and stores the results at the device designated by  $\textcircled{D}$ .



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

### DOR

(1) Conducts a logical sum operation on each bit of the 32-bit data of the device designated by  $\textcircled{D}$  and the 32-bit data of the device designated by  $\textcircled{S}$ , and stores the results at the device designated by  $\textcircled{D}$ .



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.


## Operation Error

(1) There is no operation error in the WOR(P) or DOR(P) instruction.

# Program Example

(1) The following program performs a logical sum operation on the data at D10 and D20 when XA is turned ON, and stores the results at D10.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	XOA
1	WOPR	D20
4	END	D10

[Operation]



(2) The following program performs a logical sum operation on the 32-bit data from X0 to X1F, and on the hexadecimal value FF00FF00<sub>H</sub> when XB is turned ON, and stores the results at D66 and D67.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	XOB
1	DMOVP	HOFF00FF00 D66
4	DORP	K8X0 D66
9	END	

[Operation]



2 When three data are set ( $S1 \vee S2 \rightarrow D$ ,  $(S1+1, S1) \vee (S2+1, S2) \rightarrow (D+1, D)$ )



$S1, S2$ : Data for a logical sum operation or head number of the devices where the data is stored (BIN 16/32 bits)


$D$ : Head number of the devices where the logical sum operation result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
$S1$								<input type="radio"/>	—
$S2$								<input type="radio"/>	—
$D$								—	—

## Function

### WOR


- (1) Conducts a logical sum operation on each bit of the 16-bit data of the device designated by  $S1$  and the 16-bit data of the device designated by  $S2$ , and stores the results at the device designated by  $D$ .



- (2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Example (1))

### DOR

- (1) Conducts a logical sum operation on each bit of the 32-bit data of the device designated by  $S1$  and the 32-bit data of the device designated by  $S2$ , and stores the results at the device designated by  $D$ .



- (2) When bit devices are designated, the bit devices below the points designated as digits are regarded as "0" in the operation. (See Program Example (2))

## Operation Error


- (1) There is no operation error in the WOR(P) or DOR(P) instruction.

# Program Example


(1) The following program performs a logical sum operation on the data from X10 to X1B, and the data at D33, and stores the result at Y30 to Y3B when XA is ON.

[Ladder Mode]

[List Mode]




[Operation]




(2) The following program performs a logical sum operation on the 32-bit data at D0 and D1, and the 24-bit data from X20 to X37, and stores the results at D23 and D24 when M8 is ON.

[Ladder Mode]

[List Mode]




[Operation]



# 7.1.4 BKOR, BKORP

Basic High performance Process Redundant Universal LCPU




- Ⓢ<sup>\*1</sup> : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
- Ⓢ<sup>\*1</sup> : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
- ⓓ<sup>\*1</sup> : Head number of the devices where the operation result will be stored (BIN 16 bits)
- n : Number of operation data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U\G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ <sup>*1</sup>	—	○			—			—	—
Ⓢ <sup>*1</sup>	—	○			—			○	—
ⓓ <sup>*1</sup>	—	○			—			—	—
n	○	○			○			○	—


\*1: The same device number can be specified for Ⓢ<sup>1</sup> and ⓓ or Ⓢ<sup>2</sup> and ⓓ.

## Function

- (1) Performs a logical sum operation on the data located in the n points from the device designated by Ⓢ<sup>1</sup>, and the data located in the n points from the device designated by Ⓢ<sup>2</sup>, and stores the results into the area starting from the device designated by ⓓ.



(2) The constant designated by  $\textcircled{S2}$  can be between -32768 and 32767 (BIN 16-bit data).



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in $\textcircled{S1}$ , $\textcircled{S2}$ , or $\textcircled{D}$ . The ranges of devices starting from the one specified in $\textcircled{S1}$ and $\textcircled{D}$ overlap by n points (except when the same device is specified in $\textcircled{S1}$ and $\textcircled{D}$ ). The ranges of devices starting from the one specified in $\textcircled{S2}$ and $\textcircled{D}$ overlap by n points (except when the same device is specified in $\textcircled{S2}$ and $\textcircled{D}$ ).	○	○	○	○	○	○

## Program Example

(1) The following program performs a logical sum operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	BKORP	D100 R0 D200 D0
6	END	


[Operation]



# 7.1.5 WXOR, WXORP, DXOR, DXORP

Basic High performance Process Redundant Universal LCPU

1 When two data are set  $(\textcircled{D} \vee \textcircled{S} \rightarrow \textcircled{D}, (\textcircled{D}+1, \textcircled{D}) \vee (\textcircled{S}+1, \textcircled{S}) \rightarrow (\textcircled{D}+1, \textcircled{D}))$




Ⓢ : Data for an exclusive OR operation or head number of the devices where the data is stored (BIN 16/32 bits)  
 Ⓣ : Head number of the devices where the exclusive OR operation result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
Ⓣ								—	—

## Function

### WXOR


(1) Conducts an exclusive OR operation on each bit of the 16-bit data of the device designated by Ⓣ and the 16-bit data of the device designated by Ⓢ, and stores the results at the device designated by Ⓣ.



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

### DXOR

(1) Conducts an exclusive OR operation on each bit of the 32-bit data of the device designated by Ⓣ and the 32-bit data of the device designated by Ⓢ, and stores the results at the device designated by Ⓣ.



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

## Operation Error

(1) There is no operation error in the WXOR(P) or DXOR(P) instruction.




## Program Example


- (1) The following program performs an exclusive OR operation on the data at D10 and D20 when XA is ON, and stores the result at D10.

[Ladder Mode]

[List Mode]




[Operation]




- (2) The following program compares the bit pattern of the 32-bit data from X20 to X3F with the bit pattern of the data at D9 and D10 when X6 is ON, and stores the number of differing bits at D16.

[Ladder Mode]

[List Mode]



[Operation]




**Remark**

See Page 356, Section 7.5.2 for more information on the DSUMP instruction.

# WXOR, WXORP, DXOR, DXORP

2 When three data are set ( $S1 \vee S2 \rightarrow D$  ( $S1+1, S1$ )  $\vee$  ( $S2+1, S2$ )  $\rightarrow$  ( $D+1, D$ ))



$S1, S2$ : Data for an exclusive OR operation or head number of the devices where the data is stored (BIN 16/32 bits)


$D$ : Head number of the devices where the exclusive OR operation result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
$S1$									—
$S2$									—
$D$									—

## Function

### WXOR


(1) Conducts an exclusive OR operation on each bit of the 16-bit data of the device designated by  $S1$  and the 16-bit data of the device designated by  $S2$ , and stores the results at the device designated by  $D$ .



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation. (See Program Example (1))

### DXOR

(1) Conducts an exclusive OR operation on each bit of the 32-bit data of the device designated by  $S1$  and the 32-bit data of the device designated by  $S2$ , and stores the results at the device designated by  $D$ .



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.


## Operation Error

(1) There is no operation error in the WXOR(P) or DXOR(P) instruction.

## Program Example

- (1) The following program conducts an exclusive OR operation on the data from X10 to X1B and the data at D33 when X10 is ON, and outputs the result to Y30 to Y3B.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X10
1	WXORP	K3X10 D33 K3Y30
5	END	

[Operation]



- (2) The following program conducts an exclusive OR operation on the data at D20 and D21, and the data at D30 and D31 when X10 is turned ON, and stores the results at D40 and D41.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X10
1	DXORP	D20 D30 D40
7	END	

[Operation]



# 7.1.6 BKXOR, BKXORP

Basic High performance Process Redundant Universal LCPU




- Ⓢ<sup>1</sup>\*1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
- Ⓢ<sup>2</sup>\*1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
- ⓓ\*1 : Head number of the devices where the operation result will be stored (BIN 16 bits)
- n : Number of operation data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U\G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ <sup>1</sup> *1	—	○	○	—	—	—	—	—	—
Ⓢ <sup>2</sup> *1	—	○	○	—	—	—	—	○	—
ⓓ*1	—	○	○	—	—	—	—	—	—
n	○	○	○	○	○	○	○	○	—


\*1: The same device number can be specified for Ⓢ<sup>1</sup> and ⓓ or Ⓢ<sup>2</sup> and ⓓ.

## Function

- (1) Performs an exclusive OR operation on the data located in the n points from the device designated by Ⓢ<sup>1</sup>, and the data located in the n points from the device designated by Ⓢ<sup>2</sup>, and stores the results into the area starting from the device designated by ⓓ.



(2) The constant designated by  $\textcircled{S2}$  can be between -32768 and 32767 (BIN 16-bit data).



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	<p>The points specified in n exceed those of the corresponding device specified in <math>\textcircled{S1}</math>, <math>\textcircled{S2}</math>, or <math>\textcircled{D}</math>.</p> <p>The ranges of devices starting from the one specified in <math>\textcircled{S1}</math> and <math>\textcircled{D}</math> overlap by n points (except when the same device is specified in <math>\textcircled{S1}</math> and <math>\textcircled{D}</math>).</p> <p>The ranges of devices starting from the one specified in <math>\textcircled{S2}</math> and <math>\textcircled{D}</math> overlap by n points (except when the same device is specified in <math>\textcircled{S2}</math> and <math>\textcircled{D}</math>).</p>	○	○	○	○	○	○

## Program Example

(1) The following program performs an exclusive OR operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	BKXORP	D100 R0 D200 D0
6	END	


[Operation]



## 7.1.7 WXNR, WXNRP, DXNR, DXNRP

Basic High performance Process Redundant Universal LCPU

1 When two data are set ( $\text{D} \vee \text{S} \rightarrow \text{D}$ ,  $(\text{D}+1, \text{D}) \vee (\text{S}+1, \text{S}) \rightarrow (\text{D}+1, \text{D})$ )



Ⓢ : Data for an exclusive NOR operation or head number of the devices where the data is stored (BIN 16/32 bits)


ⓓ : Head number of the devices where the exclusive NOR operation result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—
ⓓ								—	—

## Function

### WXNR


(1) Conducts an exclusive NOR operation on the 16-bit data of the device designated by ⓓ and the 16-bit data of the device designated by Ⓢ, and stores the results at the device designated by ⓓ.



(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

### DXNR

- (1) Conducts an exclusive NOR operation on the 32-bit data of the device designated by (D) and the 32-bit data of the device designated by (S), and stores the results at the device designated by (D).



- (2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.


## Operation Error

- (1) There is no operation error in the WXNR(P) or DXNR(P) instruction.

## Program Example

- (1) The following program compares the bit patterns of the 16-bit data located from X30 to X3F with the bit patterns of the 16-bit data at D99 when XC is ON, and stores the number of identical bit patterns at D7.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0C
1	WXNRP	K4X30 D99
4	SUMP	D99
7	END	D7

[Operation]



- (2) The following program compares the bit patterns of the 32-bit data located from X20 to X3F with the bit patterns of the data at D16 and D17 when X6 is ON, and stores the number of identical bit patterns at D18.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X6
1	DXNRP	K8X20 D16
6	DSUMP	D16
9	END	D18

# WXNR, WXNRP, DXNR, DXNRP


[Operation]



## Remark

See Page 356, Section 7.5.2 for more information on the SUMP/DSUMP instructions.

2 When three data are set ( $\text{S1} \vee \text{S2} \rightarrow \text{D}$ ,  $(\text{S1}+1, \text{S1}) \vee (\text{S2}+1, \text{S2}) \rightarrow (\text{D}+1, \text{D})$ )



$\text{S1}, \text{S2}$ : Data for an exclusive NOR operation or head number of the devices where the data is stored (BIN 16/32 bits)


$\text{D}$ : Head number of the devices where the exclusive NOR operation result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
$\text{S1}$									—
$\text{S2}$									—
$\text{D}$									—

## Function

### WXNR

(1) Conducts an exclusive NOR operation on the 16-bit data of the device designated by  $\text{S1}$  and the 16-bit data of the device designated by  $\text{S2}$ , and stores the results at the device designated by  $\text{D}$ .




(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.



### DXNR

- (1) Conducts an exclusive NOR operation on the 32-bit data of the device designated by S1 and the 32-bit data of the device designated by S2, and stores the results at the device designated by D.



- (2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.


### Operation Error

- (1) There is no operation error in the WXNR(P) or DXNR(P) instruction.

### Program Example

- (1) The following program performs an exclusive NOR operation on the 16-bit data from X30 to X3F and the data at D99 when X0 is turned ON, and stores the results to D7.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	WXNRP	K4X30 D99 D7
5	END	

[Operation]



- (2) The following program performs an exclusive NOR operation on the 32-bit data at D20 and D21 and the data at D10 and D11 when X10 is turned ON, and stores the result to D40 and D41.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X10
1	DXNRP	D20 D10 D40
7	END	

[Operation]



## 7.1.8 BKXNR, BKXNRP

Basic High performance Process Redundant Universal LCPU



Ⓢ\*1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)

Ⓢ\*2 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)

ⓓ\*1 : Head number of the devices where the operation result will be stored (BIN 16 bits)


n : Number of operation data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ*1	—	○	○	—	—	—	—	—	—
Ⓢ*2	—	○	○	—	—	—	—	○	—
ⓓ*1	—	○	○	—	—	—	—	—	—
n	○	○	○	—	—	○	—	○	—


\*1: The same device number can be specified for Ⓢ1 and ⓓ or Ⓢ2 and ⓓ.

## Function

- Performs an exclusive NOR operation on the data located in the n points from the device designated by Ⓢ1, and the data located in the n points from the device designated by Ⓢ2, and stores the results into the area starting from the device designated by ⓓ.



(2) The constant designated by ② can be between -32768 and 32767 (BIN 16-bit data).



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	<p>The points specified in n exceed those of the corresponding device specified in ①, ②, or ③.</p> <p>The ranges of devices starting from the one specified in ① and ③ overlap by n points (except when the same device is specified in ① and ③).</p> <p>The ranges of devices starting from the one specified in ② and ③ overlap by n points (except when the same device is specified in ② and ③).</p>	○	○	○	○	○	○

## Program Example

(1) The following program performs an exclusive NOR operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	BKXNRP	D100 R0 D200 D0
6	END	


[Operation]



# 7.2 Rotation instruction

## 7.2.1 ROR, RORP, RCR, RCRP

Basic High performance Process Redundant Universal LCPU




Ⓣ : Head number of the devices to rotate (BIN 16 bits)  
 n : Number of rotations (0 to 15) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓣ								—	—
n								○	—

### Function

#### ROR


- (1) Rotates 16-bit data of the device designated by Ⓣ, not including the carry flag, n-bits to the right. The carry flag is ON or OFF depending on the status prior to the execution of the ROR instruction.



- (2) When a bit device is designated for Ⓣ, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is carried out is the remainder of n/(specified number of bits). For example, when n = 15 and (specified number of bits) = 12 bits, the remainder of 15/12 = 3 is "3", and the data is rotated 3 bits.
- (3) Specify any of 0 to 15 as n. If the value specified as n is 16 or greater, the remainder of n / 16 is used for rotation. For example, when n = 18, the contents are rotated two bits to the right since the remainder of 18 / 16 = 2 is "2".

RCR

- (1) Rotates 16-bit data of the device designated by  $\text{\textcircled{D}}$ , including the carry flag, n-bits to the right. The carry flag is ON or OFF depending on the status prior to the execution of the ROR instruction.




- (2) When a bit device is designated for  $\text{\textcircled{D}}$ , a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of  $n/(\text{specified number of bits})$ . For example, when  $n = 15$  and (specified number of bits) = 12 bits, the remainder of  $15/12 = 1$  is "3", and the data is rotated 3 bits.
- (3) Specify any of 0 to 15 as n. If the value specified as n is 16 or greater, the remainder of  $n / 16$  is used for rotation. For example, when  $n = 18$ , the contents are rotated two bits to the right since the remainder of  $18 / 16 = 2$ .

Operation Error


- (1) There is no operation error in the ROR(P) or RCR(P) instruction.

Program Example

- (1) The following program rotates the contents of D0, not including the carry flag, 3 bits to the right when XC is turned ON.




[Operation]



# ROR, RORP, RCR, RCRP

(2) The following program rotates the contents of D0, including the carry flag, 3 bits to the right when XC is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0C
1	RCRP	D0
4	END	K3

[Operation]



# 7.2.2 ROL, ROLP, RCL, RCLP

Basic High performance Process Redundant Universal LCPU




(D) : Head number of the devices to rotate (BIN 16 bits)  
 n : Number of rotations (0 to 15) (BIN 32 bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small> V <small>0</small>		U <small>0</small> A <small>0</small> G <small>0</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
(D)								—	—
n								○	—

## Function

### ROL


- (1) Rotates the 16-bit data of the device designated at (D), not including the carry flag, n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of ROL instruction.



- (2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits). For example, when n = 15 and (specified number of bits) = 12 bits, the remainder of 15/12 = 1 is "3", and the data is rotated 3 bits.
- (3) Specify any of 0 to 15 as n. If the value specified as n is 16 or greater, the remainder of n / 16 is used for rotation. For example, when n = 18, the data is rotated 2 bits to the left since the remainder of 18/16 = 1 is "2".

## RCL

- (1) Rotates the 16-bit data of the device designated by  $\text{D}$ , including the carry flag, n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of RCL instruction.



- (2) When a bit device is designated for  $\text{D}$ , a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of  $n/(\text{specified number of bits})$ . For example, when  $n = 15$  and  $(\text{specified number of bits}) = 12$  bits, the remainder of  $15/12 = 1$  is "3", and the data is rotated 3 bits.
- (3) Specify any of 0 to 15 as n. If the value specified as n is 16 or greater, the remainder of  $n / 16$  is used for rotation. For example, when  $n = 18$ , the data is rotated 2 bits to the left since the remainder of  $18/16 = 2$  is "2".


## Operation Error

- (1) There is no operation error in the ROL(P) or RCL(P) instruction.

## Program Example

- (1) The following program rotates the contents of D0, not including the carry flag, 3 bits to the left when XC is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	XOC
1	ROLP	D0 K3
4	END	


[Operation]





(2) The following program rotates the contents of D0, including the carry flag, 3 bits to the left when XC is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	XOC
1	RCLP	D0 K3
4	END	


[Operation]



\* ON/OFF status of the carry flag depends on its status before the execution of RCL.

## 7.2.3 DROR, DRORP, DRCR, DRCRP

Basic High performance Process Redundant Universal LCPU




Ⓧ : Head number of the devices to rotate (BIN 32 bits)  
n : Number of rotations (0 to 31) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small> GO		U <small>0</small> GO	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓧ					○			—	—
n					○			○	—

### Function

#### DROR

- The 32-bit data of the device designated at Ⓧ, not including the carry flag, is rotated n-bits to the right. The carry flag turns ON or OFF depending on its status prior to the execution of the DROR instruction.




- When a bit device is designated for Ⓧ, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits).  
For example, when n = 31 and (specified number of bits) = 24 bits, the remainder of 31/24 = 1 is "7", and the data is rotated 7 bits.
- Specify any of 0 to 31 as n.  
If the value specified as n is 32 or greater, the remainder of n / 32 is used for rotation.  
For example, when n = 34, the contents are rotated two bits to the right since the remainder of 34 / 32 = 2 is "2".

7

7.2 Rotation instruction  
7.2.3 DROR, DRORP, DRCR, DRCRP

### DRCR

- (1) Rotates 32-bit data, including carry flag, at device designated by  $\text{\textcircled{D}}$  n bits to the right.  
The carry flag goes ON or OFF depending on its status prior to the execution of the DRCR instruction.



- (2) When a bit device is designated for  $\text{\textcircled{D}}$ , a rotation is performed within the device range specified by digit specification.  
The number of bits by which a rotation is executed is the remainder of n / (specified number of bits).  
For example, when n = 31 and (specified number of bits) = 24 bits, the remainder of 31/24 = 1 is "7", and the data is rotated 7 bits.
- (3) Specify any of 0 to 31 as n. If the value specified as n is 32 or greater, the remainder of n / 32 is used for rotation. For example, when n = 34, the contents are rotated two bits to the right since the remainder of 34 / 32 = 2 is "2".


### Operation Error

- (1) There is no operation error in the DROR(P) or DRCR(P) instruction.

### Program Example

- (1) The following program rotates the contents of D0 and D1, not including the carry flag, 4 bits to the right when XC is ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	XOC
1	DRORP	D0 K4
4	END	

[Operation]



- (2) The following program rotates the contents of D0 and D1, including the carry flag, 4 bits to the right when XC is ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	XOC
1	DRCRP	D0 K4
4	END	


[Operation]



\* : ON/OFF status of the carry flag depends on its status before the execution of DRCR.

# 7.2.4 DROL, DROLP, DRCL, DRCLP

Basic High performance Process Redundant Universal LCPU




Ⓧ : Head number of the devices to rotate (BIN 32 bits)  
 n : Number of rotations (0 to 31) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small> A <small>0</small>		U <small>0</small> A <small>0</small> G <small>0</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓧ								—	—
n								○	—

## Function

### DROL


- The 32-bit data of the device designated at Ⓧ, not including the carry flag, is rotated n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of the DROL instruction.



- When a bit device is designated for Ⓧ, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits). For example, when n = 31 and (specified number of bits) = 24 bits, the remainder of 31/24 = 1 is "7", and the data is rotated 7 bits.
- Specify any of 0 to 31 as n. If the value specified as n is 32 or greater, the remainder of n/32 is used for rotation. For example, when n = 34, the data is rotated 2 bits to the left since the remainder of 34/32 = 2 is "2".

### DRCL

- Rotates 32-bit data of the device designated by Ⓧ, including the carry flag, n-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of the DRCL instruction.



- When a bit device is designated for Ⓧ, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of n/(specified number of bits). For example, when n = 31 and (specified number of bits) = 24 bits, the remainder of 31/24 = 1 is "7", and the data is rotated 7 bits.
- Specify any of 0 to 31 as n. If the value specified as n is 32 or greater, the remainder of n/32 is used for rotation. For example, when n = 34, the data is rotated 2 bits to the left since the remainder of 34/32 = 2 is "2".

7



7.2 Rotation instruction  
 7.2.4 DROL, DROLP, DRCL, DRCLP

## Operation Error



(1) There is no operation error in the DROL(P) or DRCL(P) instruction.

## Program Example

(1) The following program rotates the contents of D0 and D1, not including the carry flag, 4 bits to the left when XC is ON.



(2) The following program rotates the contents of D0 and D1, including the carry flag, 4 bits to the left when XC is ON.




\* : ON/OFF status of the carry flag depends on its status before the execution of DRCL.

# 7.3 Shift instruction

## 7.3.1 SFR, SFRP, SFL, SFLP

Basic High performance Process Redundant Universal LCPU




Ⓧ : Head number of the devices where shift data is stored (BIN 16 bits)  
 n : Number of shifts (0 to 15) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓧ								—	—
n								○	—


### Function

#### SFR

- (1) Causes a shift to the right by n bits of the 16-bit data from the device designated at Ⓧ. The n bits from the upper bit are filled with 0s.



- (2) When a bit device is designated for Ⓧ, a right shift is executed within the device range specified by digit specification.



The number of bits by which a shift is executed is the remainder of n/(specified number of bits).


For example, when n = 15 and (specified number of bits) = 8 bits, the remainder of 15/8 = 7, and the data is shifted 7 bits.

- (3) Specify any of 0 to 15 as n. If the value specified as n is 16 or greater, the remainder of n/16 is used for a shift to the right.


For example, when n = 18, the data is shifted 2 bits to the right since the remainder of 18/16 = 2.

**SFL**

- (1) Shifts 16-bit data at device designated by  $\text{\textcircled{D}}$  n bits to the left.  
 Bits starting from the lowest bit to n bit are filled with 0s.



- (2) When a bit device is designated for  $\text{\textcircled{D}}$ , a left shift is executed within the device range specified by digit specification.



The number of bits by which a shift is executed is the remainder of  $n/(\text{specified number of bits})$ . For example, when  $n = 15$  and  $(\text{specified number of bits}) = 8$  bits, the remainder of  $15/8 = 1$  is "7", and the data is shifted 7 bits.


- (3) Specify any of 0 to 15 as n. If the value specified as n is 16 or greater, the remainder of  $n/16$  is used for a shift to the left. For example, when  $n = 18$ , the data is shifted 2 bits to the left since the remainder of  $18/16 = 1$  is "2".

**Operation Error**


- (1) There is no operation error in the SFR(P) or SFL(P) instruction.

**Program Example**


- (1) The following program shifts the data of D0 to the right by the number of bits designated by D100 when X20 is turned ON.




[Operation]



- (2) The following program shifts the contents of X10 to X17 3 bits to the left when X1C is ON.




[Operation]



## 7.3.2 BSFR, BSFRP, BSFL, BSFLP

Basic High performance Process Redundant Universal LCPU



Ⓧ : Head number of the devices to be shifted (bits)  
 n : Number of devices to which shift is executed (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓧ	○								—
n	○				○				—

7

### Function

#### BSFR


(1) Shifts the data in n points from the device designated by Ⓧ to the right by one bit.



(2) The device designated by Ⓧ + (n-1) is filled with 0.

#### BSFL

(1) Shifts the data in n points from the device designated by Ⓧ to the left by one bit.



(2) The device designated by Ⓧ is filled with 0.

7.3 Shift instruction  
 7.3.2 BSFR, BSFRP, BSFL, BSFLP

## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in Ⓞ.	○	○	○	○	○	○

## Program Example

(1) The following program shifts the data at M668 to M676 to the right when X8F is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X8F
1	BSFRP	M668 K9
4	END	

[Operation]



(2) The following program shifts the data at Y60 to Y6F to the left when X4 is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X4
1	BSFLP	Y60 K16
4	END	

[Operation]






### 7.3.3 SFTBR, SFTBRP, SFTBL, SFTBLP



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



Ⓓ : Head number of the devices to be shifted (bits)  
 n1 : Number of bits to be shifted (BIN 16 bits)  
 n2 : Number of shifts (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓓ	○*1	—	○			—			—
n1	—	○	○			○			—
n2	—	○	○			○			—

\*1 : T, C, ST, and S devices are not available.

## Function

### SFTBR(P)


- (1) This instruction shifts the n1 bits data in the devices starting from the device specified by Ⓓ to the right by n2 bits.  
 n1=10, n2=4



- (2) n1 and n2 are specified under the condition that n1 is larger than n2. If the value of n2 is equal to or larger than the value of n1, the remainder of n2 / n1 (n2 divided by n1) is used for a shift.
- (3) This instruction specifies n1 ranged from 1 to 64.
- (4) Bits starting from the highest bit to n2th bit are filled with 0s. If the value of n2 is larger than the value of n1, the remainder of n2 / n1 will be 0.
- (5) If the value specified by n1 or n2 is 0, the instruction will be not processed.

### SFTBL(P)

- (1) This instruction shifts the n1 bits data in the devices starting from the device specified by Ⓓ to the left by n2 bits.  
 n1=10, n2=4



- (2) n1 and n2 are specified under the condition that n1 is larger than n2. If the value of n2 is equal to or larger than the value of n1, the remainder of n2 / n1 (n2 divided by n1) is used for a shift.  
However, if the remainder of n2 / n1 is 0, the instruction will be not processed.
- (3) This instruction specifies n1 ranged from 1 to 64.
- (4) Bits starting from the lowest bit to n2th bit are filled with 0s. If the value of n2 is larger than the value of n1, the remainder of n2 / n1 will be 0.
- (5) If the value specified by n1 or n2 is 0, the instruction will be not processed.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in n1 is other than 0 to 64. The value in n2 is negative.	○	○	○	○	○	○
4101	The points specified in n1 exceed those of the device specified in ①.	○	○	○	○	○	○

## Program Example

- (1) The following program shifts the data of Y10 to Y17 (8 bits) specified by ① to the right by 2 bits (n2), when M0 is turned on.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	M0
1	SFTBR	Y10 K8 K2
5	END	

[Operation]



- (2) The following program shifts the data of Y21 to Y2C (12 bits) specified by ① to the left by 5 bits (n2), when M0 is turned on.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	M0
1	SFTBL	Y21 K12 K5
5	END	

[Operation]



# 7.3.4 DSFR, DSFRP, DSFL, DSFLP

Basic High performance Process Redundant Universal LCPU




Ⓧ : Head number of the devices to be shifted (BIN 16 bits)  
 n : Number of devices to which shift is executed (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓧ	—	○				—			—
n	○	○				○			—

## Function

### DSFR


(1) Shifts data n points from device designated by Ⓧ 1-word to the right.



(2) The device designated by  $D + (n-1)$  is filled with 0.

### DSFL

(1) Shifts data n points from device designated by Ⓧ 1-word to the left.



(2) The device designated by Ⓧ is filled with 0.



## Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.



Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in Ⓧ.	○	○	○	○	○	○

## Program Example

(1) The following program shifts the contents of D683 to D689 to the right when XB is turned ON.




(2) The following program shifts the contents of D683 to D689 to the left when XB is turned ON.



### 7.3.5 SFTWR, SFTWRP, SFTWL, SFTWLP

• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




Ⓧ : Head number of the devices to be shifted (BIN 16 bits)  
 n1 : Number of words to be shifted (BIN 16 bits)  
 n2 : Number of shifts (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓧ	—	○	○			—			—
n1	—	○	○			○			—
n2	—	○	○			○			—

## Function

### SFTWR(P)


- (1) This instruction shifts  $n1$  words data in the devices starting from the device specified by  $\textcircled{D}$  to the right by  $n2$  words.  
 $n1=9, n2=4$



- (2) The  $n2$  words data in the devices starting from the highest device are filled with 0s.  
 (3) If the value specified by  $n1$  or  $n2$  is 0, the instruction will be not processed.  
 (4) If the value of  $n2$  is equal to or larger than the value of  $n1$ , the  $n1$  words data in the devices starting from the device specified by  $\textcircled{D}$  will be filled with 0s.

### SFTWL(P)

- (1) This instruction shifts the  $n1$  words data in the devices starting from the device specified by  $\textcircled{D}$  to the left by  $n2$  words.  
 $n1=9, n2=4$



- (2) The  $n2$  words in the devices starting from the lowest device are filled with 0s.  
 (3) If the value specified by  $n1$  or  $n2$  is 0, the instruction will be not processed.  
 (4) If the value of  $n2$  is equal to or greater than the value of  $n1$ , the  $n1$  words devices starting from the device specified by  $\textcircled{D}$  will be filled with 0s.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value in $n1$ or $n2$ is negative.	—	—	—	—	○	○
4101	The points specified in $n1$ exceed those of the device specified in $\textcircled{D}$ .	—	—	—	—	○	○

## Program Example

- (1) The following program shifts the 8 words (n1) data stored in the devices starting from D10 specified by Ⓓ to the right by 2 words (n2), when M0 is turned on.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	M0
1	SFTWR	D10 K8 K2
5	END	

[Operation]



- (2) The following program shifts the 12 words (n1) data in the devices starting from D21 specified by Ⓓ to the left by 5 words (n2), when M0 is turned on.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	SFTWL	D21 K12 K5
5	END	


[Operation]



# 7.4 Bit processing instructions

## 7.4.1 BSET, BSETP, BRST, BRSTP

Basic High performance Process Redundant Universal LCPU




Ⓣ : Number of the device whose bits are set/reset (BIN 16 bits)  
 n : Number of the bit to be set/reset (0 to 15) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓣ					○			—	—
n					○			○	—

### Function


#### BSET

- Sets (sets "1" at) the nth bit in the word device designated at Ⓣ.
- If n exceeds "15", bit set/reset is performed with the lower 4 bits of the data.



#### BRST

- Resets the nth bit of a word device designated by Ⓣ to 0.
- If n exceeds "15", bit set/reset is performed with the lower 4 bits of the data.



### Operation Error

- There is no operation error in the BSET(P) or BRST(P) instruction.


7

7.4 Bit processing instructions  
 7.4.1 BSET, BSETP, BRST, BRSTP

## Program Example

(1) The following program resets the 8th bit of D8 (b8) to 0 when XB is OFF, and sets the 3rd bit of D8 (b3) to 1 when XB is ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LDI	X0B
1	BRSTP	D8 K8
4	LD	X0B
5	BSETP	D8 K3
8	END	


[Operation]



### Remark


Bit set or reset of word devices can also be conducted by bit designation of word devices.

- For the bit specification for word devices, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals). The processing of program example (1) would be conducted as shown below if bit designation of a word device had been used:



## 7.4.2 TEST, TESTP, DTEST, DTESTP

Basic High performance Process Redundant Universal LCPU



- Ⓢ1: Number of the device where bit data to be extracted is stored (BIN 16 bits)
- Ⓢ2: Location of the bit data to be extracted (0 to 15 (TEST)/0 to 31 (DTEST)) (BIN 16/32 bits)
- ⓈD: Number of the bit device where the extracted data will be stored (bits)


Setting Data	Internal Devices		R, ZR	J:G:G		U:G:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1			○				○	—	—
Ⓢ2			○				○	○	—
ⓈD			○				—	—	—



## Function


### TEST

- (1) Fetches bit data at the location designated by  $\textcircled{S2}$  within the word device designated by  $\textcircled{S1}$ , and writes it to the bit device designated by  $\textcircled{D}$ .
- (2) The bit device designated by  $\textcircled{D}$  is OFF when the relevant bit is "0" and ON when it is "1".
- (3) The position designated by  $\textcircled{S2}$  indicates the position of an individual bit in a 1-word data block (0 to 15). When 16 or more is designated at  $\textcircled{S2}$ , the target is the bit data at the position indicated by the remainder of  $n / 16$ . For example, when  $n = 18$ , the target is the data at b2 since the remainder of  $18 / 16 = 2$ .



### DTEST

- (1) Fetches bit data at the location designated by  $\textcircled{S2}$  within the 2-word device designated by  $\textcircled{S1}$ , or  $\textcircled{S1}+1$ , and writes it to the bit device designated by  $\textcircled{D}$ .
- (2) The bit device designated by  $\textcircled{D}$  is OFF when the relevant bit is "0" and ON when it is "1".
- (3) The position designated by  $\textcircled{S2}$  indicates the position of an individual bit in a 2-word data block (0 to 31). When 32 or more is designated at  $\textcircled{S2}$ , the target is the bit data at the position indicated by the remainder of  $n / 32$ . For example, when  $n = 34$ , the target is the data at b2 since the remainder of  $34 / 32 = 2$ .




## Operation Error

- (1) There is no operation error in the TEST(P) or DTEST(P) instruction.

## Program Example

- (1) The following program turns M0 ON or OFF based on the status of the 10th bit in the 1-word data block (D0).


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	TESTP	D0 K10 M0
5	END	


[Operation]



## BKRST, BKRSTP

(2) The following program turns Y40 ON or OFF, depending on the status of the 19th bit of the 2-word data (W0 and W1).


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	DTESTP	W0 K19 Y40
5	END	

[Operation]



### Remark

Programs using the bit test instruction can be rewritten as programs using bit designation of word devices. If the program in example (1) were changed to use bit designation of a word device, it would appear as follows:



## 7.4.3 BKRST, BKRSTP

Basic High performance Process Redundant Universal LCPU



Ⓧ : Head number of the devices to be reset (bits)  
n : Number of the devices to be reset (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	JOG		U:IG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓧ		○				—			—
n		○				○			—

## Function

(1) Resets bit device n-points from the bit device designated by Ⓧ.

Device	Status
Annunciator (F)	<ul style="list-style-type: none"> <li>Turns device n-points from annunciator (F) number designated by Ⓧ OFF.</li> <li>Deletes annunciator number turned OFF from SD64 to SD79 and compresses remaining data forward.</li> <li>Stores number of annunciators stored from SD64 to SD79 at SD63.</li> </ul>
Timer (T) Counter (C)	<ul style="list-style-type: none"> <li>Sets the current value n-points from timer (T) or counter c designated by (C) to 0, and turns coil contact OFF.</li> </ul>
Bit devices other than the above	<ul style="list-style-type: none"> <li>Turns OFF coil or contact n-points from the device designated by Ⓧ.</li> </ul>

(2) If the designated device is OFF, the device status will not change.

## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in Ⓞ.	○	○	○	○	○	○

## Program Example

(1) The following program turns OFF devices from M0 to M7 when X0 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	BKRSTP	M0 K8
4	END	

[Operation]



(2) The following program sets data from 2nd bit (b2) of D10 to 1st bit (b1) of D11 to 0 when X20 is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	BKRSTP	D10.2 K16
4	END	

[Operation]




7

7.4 Bit processing instructions  
7.4.3 BKRST, BKRSTP

# 7.5 Data processing instructions

## 7.5.1 SER, SERP, DSER, DSERP

Basic High performance Process Redundant Universal LCPU




- Ⓢ<sub>1</sub> : Search data or head number of the devices where the search data is stored (BIN 16/32 bits)
- Ⓢ<sub>2</sub> : Data to be searched or head number of the devices where the data to be searched is stored (BIN 16 bits)
- Ⓧ : Head number of the devices where the search result will be stored (BIN 16 bits)
- n : Number of searches (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ <sub>1</sub>	○	○		○		○		○	—
Ⓢ <sub>2</sub>	—	○		—		—		—	—
Ⓧ	—	○		—		○		—	—
n	○	○		○		○		○	—

### Function

#### SER


- (1) Searches n points from the 16-bit data of the device designated by Ⓢ<sub>2</sub>, regarding 16-bit data of the device designated by Ⓢ<sub>1</sub> as a keyword. Then, the number of matches with the keyword is stored at the device designated by Ⓧ+1, and the first matched device number (in the relative number from Ⓢ<sub>2</sub>) is stored at the device designated by Ⓧ.



- (2) No processing is conducted if n is 0 or a negative value.
- (3) If no matches are found in the search, the devices designated at Ⓧ and Ⓧ+1 become "0".

**DSER**

- (1) Searches n points from the device designated by S2 in 32-bit units (2 × n points in 16-bit units) regarding 32-bit data of the device designated by S1 + 1 and S1 as a keyword. Then, the number of matches with the keyword is stored at the device designated by D + 1, and the first matched device number (in the relative number from S2) is stored at the device designated by D.




- (2) No processing is conducted if n is 0 or a negative value.  
 (3) If no matches are found in the search, the devices designated at D and D+1 become "0".

**Point**

If the data to be searched using the SER/DSER instruction is sorted in the ascending order, searches can be accelerated by the use of the binary search method, which is activated by turning SM702 \*1 ON. However, correct search results are not obtained if SM702 is turned ON when the data to be searched is not sorted in the ascending order.

- \*1: SM702 is the special relay for setting the search method.
- SM702 OFF: Sequential search method (linear search method) (Comparison with the search data starts from the beginning of the data to be searched.)
  - SM702 ON: Binary search method (Obtains the center value of the sorted array and decides if the obtained value is larger or smaller than the search value, then, chooses the area for search between the larger and smaller value divisions. By repeating this process, the area for search is narrowed down.)



**Operation Error**


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of n exceeds that of the device specified in S2	○	○	○	○	○	○
	The device range specified in D exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program searches D100 to D105 for the contents of D0 when X20 is ON, and stores the search results at W0 and W1.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	SERP	D0 D100 W0 K6
6	END	

[Operation]



- (2) The following program searches D100 to D111 for the contents of D11 and D10 when X20 is ON, and stores the search results at W0 and W1.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	DSERP	D10 D100 W0 K6
6	END	

[Operation]



## 7.5.2 SUM, SUMP, DSUM, DSUMP

Basic High performance Process Redundant Universal LCPU



Ⓢ: Head number of the devices where the total number of bits of "1" is counted (BIN 16/32 bits)


Ⓣ: Head number of the devices where the total number of the bits will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ					○			○	—
Ⓣ					○			—	—

## Function


### SUM

From the 16-bit data in the device designated by (S), stores the total number of bits where 1 is set, in the device designated by (D).



### DSUM

From the 32-bit data in the device designated by (S), stores the total number of bits where 1 is set, in the device designated by (D).




## Operation Error

- (1) There is no operation error in the SUM(P) or DSUM(P) instruction.

## Program Example

- (1) The following program stores the number of bits which are ON from X8 to X17 into D0 when X10 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X10
1	SUMP	K4X8 D0
4	END	

[Operation]



- (2) The following program stores the number of bits which are ON in D100 and D101 into D0 when X10 is turned ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X10
1	DSUMP	D100 D0
4	END	


# DECO, DECOP

[Operation]



## 7.5.3 DECO, DECOP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Data to be decoded or the number of the device where the data to be decoded is stored (BIN 16 bits)
- Ⓣ : Head number of the devices where the decoding result will be stored (Device name)
- n : Valid bit length (1 to 8), 0: No processing (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ		○				○		○	—
Ⓣ		○				—		—	—
n		○				○		○	—

### Function

- (1) Turns ON the bit position of Ⓣ, which corresponds to the binary value designated by the lower n bits at Ⓢ.



- (2) The value of n can be designated between 1 and 8.
- (3) No processing is conducted if n = 0, and there are no changes in the details of the device designated at Ⓣ.
- (4) Bit devices are treated as 1 bit, and word devices as 16 bits.

### Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n is other than 0 to 8.	○	○	○	○	○	○
4101	The range $2^n$ bits from Ⓣ exceeds the range of the corresponding device.	○	○	○	○	○	○



## Program Example

(1) The following program decodes the 3 bits from X0 and stores the results at M10 when X20 is ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	DECOP	K1X0 M10 K3
5	END	


[Operation]



If 3 bits are designated as significant bits, 8 points are occupied.

## 7.5.4 ENCO, ENCOP

Basic High performance Process Redundant Universal LCPU



Ⓢ : Head number of the device where the data to be encoded is stored (Device name)


Ⓣ : Number of the device where the encoding result will be stored (BIN 16 bits)

n : Valid bit length (1 to 8), 0: No processing (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ		○				—		—	—
Ⓣ		○				○		—	—
n		○				○		○	—

## Function

(1) Stores the binary value corresponding to the bits which are "1" included in the 2<sup>n</sup>-bit data of Ⓢ to Ⓣ.



- The value of n can be designated at between 1 and 8.
- If n = 0, there will be no operation, and the contents of Ⓣ will not change.
- Bit devices are treated as 1 bit, and word devices as 16 bits.
- If more than 1 bit is at 1, processing will be conducted at the upper bit location.

7

7.5 Data processing instructions  
7.5.4 ENCO, ENCOP

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n is other than 0 to 8. All data 2 <sup>n</sup> bits from (S) is "0".	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4101	The range 2 <sup>n</sup> bits from (S) exceeds the range of the corresponding device.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example


(1) The following program encodes the 3 bits from M10 when X20 is ON, and stores the results at D8.

[Ladder Mode]

[List Mode]




[Operation]



## 7.5.5 SEG, SEGP

Basic High performance Process Redundant Universal LCPU



(S): Data to be decoded or head number of the devices where the data to be decoded is stored (BIN 16 bits)


(D): Head number of the devices where the decoding result will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
(S)					<input type="radio"/>			<input type="radio"/>	—
(D)					<input type="radio"/>			—	—

## Function

(1) Decodes the data from 0 to F designated by the lower 4 bits of (S) to 7-segment display data, and stores at (D).


- (2) If ① is a bit device, indicates the head number of the devices storing the 7-segment display data; if it is a word device, indicates the number of the device storing the data.



## Operation Error

- (1) There is no operation error in the SEG(P) instruction.

7-segment decode display

③		Configuration of 7 Segments	①								Display Data
Hexadecimal	Bit Pattern		B7	B6	B5	B4	B3	B2	B1	B0	
0	0000		0	0	1	1	1	1	1	1	0
1	0001		0	0	0	0	0	1	1	0	1
2	0010		0	1	0	1	1	0	1	1	2
3	0011		0	1	0	0	1	1	1	1	3
4	0100		0	1	1	0	0	1	1	0	4
5	0101		0	1	1	0	1	1	0	1	5
6	0110		0	1	1	1	1	1	0	1	6
7	0111		0	0	1	0	0	1	1	1	7
8	1000		0	1	1	1	1	1	1	1	8
9	1001		0	1	1	0	1	1	1	1	9
A	1010		0	1	1	1	0	1	1	1	A
B	1011		0	1	1	1	1	1	0	0	B
C	1100		0	0	1	1	1	0	0	1	C
D	1101		0	1	0	1	1	1	1	0	D
E	1110		0	1	1	1	1	0	0	1	E
F	1111		0	1	1	1	0	0	0	1	F


↓

{ Head number of bit device  
Lowest bit of word device

## Program Example

- (1) The following program converts the data from XC to XF to 7-segment display data and outputs it to Y38 to Y3F when X0 is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	SEGP	K1X0C K2Y38
4	END	


[Timing Chart]



\*1: The data Y38 to Y3F will not change until the next data is output.

## 7.5.6 DIS, DISP

Basic High performance Process Redundant Universal LCPU



Ⓢ : Head number of the devices where data to be dissociated is stored (BIN 16 bits)


Ⓣ : Head number of the devices where the dissociated data will be stored (BIN 16 bits)

n : Number of dissociations (1 to 4), 0: No processing (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○			—
Ⓣ	—	○				—			—
n	○	○				○			—

## Function

- (1) Stores the lower n-digits (1 digit is 4 bits) of the 16-bit data designated by Ⓢ at the lower 4 bits n-points from the device designated by Ⓣ.



- (2) The upper 12 bits n-points from the device designated by Ⓢ become 0.  
 (3) The value of n can be designated at between 1 and 4.  
 (4) If n = 0, there will be no processing, and the contents n-points from Ⓣ will not change.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n is other than 0 to 4.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4101	The range n-points from Ⓢ exceeds the range of the corresponding device.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

(1) The following program dissociates the 16-bit data from D0 into 4-bit groups, and stores from D10 to D13 when X0 is ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	DISP	D0 D10 K4
5	END	

[Operation]



### 7.5.7 UNI, UNIP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where data to be linked is stored (BIN 16 bits)
- Ⓣ : Head number of the devices where the linked data will be stored (BIN 16 bits)
- n : Number of links (1 to 4), 0: No processing (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	<input type="radio"/>						—	—
Ⓣ	<input type="radio"/>	<input type="radio"/>				<input type="radio"/>		—	—
n	<input type="radio"/>	<input type="radio"/>				<input type="radio"/>		<input type="radio"/>	—

## Function

- (1) Links lower 4 bits of 16-bit data n-points from device designated by (S) to 16-bit device designated by (D).



- (2) The bits of the upper (4-n) digits of the device designated by (D) become 0.  
 (3) The value of n can be designated at between 1 and 4.  
 (4) If n = 0, there will be no processing, and the contents of device (D) will not change.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n is other than 0 to 4.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4101	The range n-points from (S) exceeds the range of the corresponding device.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

- (1) The following program links the lower 4 bits of D0 to D2 when X0 is ON, and stores them at D10.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	UNIP	D0 D10 K3
5	END	

[Operation]



# 7.5.8 NDIS, NDISP, NUNI, NUNIP

Basic High performance Process Redundant Universal LCPU




- Ⓢ1: Head number of the devices where data to be dissociated/linked is stored (BIN 16 bits)
- Ⓢ2: Head number of the devices where the dissociated/linked data will be stored (BIN 16 bits)
- Ⓢ3: Head number of the devices where the units of dissociation/linking will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○							
Ⓢ2	—	○							
Ⓢ3	—	○							

## Function

### NDIS


- (1) Dissociates data stored in device numbers starting from that designated at Ⓢ1 into the number of individual bits designated at Ⓢ2, and stores this data in device numbers starting from that designated at Ⓢ3.



- (2) The number of dissociated bits designated at Ⓢ2 can be designated within a range of 1 to 16 bits.
- (3) Bits from the device number designated at Ⓢ2 to the device number where "0" is stored are processed as dissociated bits.
- (4) Do not overlap the device range for data to be dissociated (Ⓢ1 to end range of Ⓢ1) with the device range which stores the dissociated data (Ⓢ3 to end range of Ⓢ3). If overlapped, the correct operation result may not be obtained.
- (5) Do not specify the same device number for Ⓢ1, Ⓢ2, and Ⓢ3. If the same device is specified for Ⓢ1, Ⓢ2, and Ⓢ3, the operation does not work correctly.

**NUNI**

- (1) Links individual bits of data stored into the area starting from the device number designated by (S1) in the number of bits specified by (S2), and stores them following the device number designated by (D).



- (2) The number of bits to be linked as designated by (S2) can be within a range of from 1 to 16.
- (3) Processing will be performed on the number of bits to be linked from the device number designated by (S2) to the device number storing "0".
- (4) Do not overlap the device range for data to be linked ((S1) to end range of (S1)) with the device range which stores the linked data ((D) to end range of (D)). If overlapped, the correct operation result may not be obtained.
- (5) Do not overlap the device numbers to be designated at (S1), (S2), and (D). If overlapped, correct operation is not possible.

**Operation Error**

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The number of bits dissociated or linked specified by (S2) has not been set within the range from 1 to 16 bits.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4101	The device number of the device specified by (S1) or (D) based on the number of bits dissociated or linked specified by (S2) is greater than the final device number of each device.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>



# Program Example

- (1) The following program dissociates data of 4, 3, and 6 bits respectively from the lower bits of D0, and stores them from D10 to D12.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	MOV P	K4 D20
3	MOV P	K3 D21
5	MOV P	K6 D22
7	MOV P	K0 D23
9	NDISP	D0 D10 D20
13	END	

[Operation]



- (2) The following program links the lower 4 bits of data from D10, the lower 3 bits of data from D11, and the lower 6 bits of data from D12, and stores at D0.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	MOV P	K4 D20
3	MOV P	K3 D21
5	MOV P	K6 D22
7	MOV P	K0 D23
9	NUNIP	D10 D0 D20
13	END	


# WTOB, WTOBP, BTOW, BTOWP

[Operation]



## 7.5.9 WTOB, WTOBP, BTOW, BTOWP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where data to be dissociated/linked in byte units is stored (BIN 16 bits)
- Ⓣ : Head number of the devices where the result of dissociated/linking in byte units will be stored (BIN 16 bits)
- n : Number of byte data to be dissociated/linked (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—			—
Ⓣ	—	○				—			—
n	○	○				○			—


## Function

### WTOB


- (1) Dissociates n-bytes of the 16-bit data stored into the area starting from the device number designated by Ⓢ, and stores them following the device designated by Ⓣ.



For example, if n = 5, data through the lower 8 bits of Ⓢ to Ⓢ+2) would be stored from Ⓣ to Ⓣ+4).




- (2) Setting the number of bytes with n automatically determines the range of the 16-bit data designated by (S) and the range of the devices to store the byte data designated by (D).
- (3) No processing will be conducted when the number of bytes designated by n is "0".
- (4) The "00H" code will automatically be stored at the upper 8 bits of the byte storage device designated by (D).




- (5) Even though the range of the device with the data to be divided ((S) to (S)+(n/2-1)) is the same as the range of the device with the divided data ((D) to (D)+(n-1)), the instruction operates correctly.

**BTOW**

- (1) Links the lower 8 bits of the 16-bit data in n words stored in the area starting from the device designated by (S) in 1-word units and stores it into the area starting from the device designated by (D). The upper 8 bits of n-word data stored in the area starting from the device designated by (S) will be ignored. Further, if n is an odd number, 0 is stored at the upper 8 bits of the device where the nth byte data is stored.




For example, if n = 5, the lower 8 bits of data from (S) to ((S)+4) are linked and stored at (D) to ((D)+2).



- (2) Setting the number of bytes with n automatically determines the range of the byte data designated by (S) and the range of the devices to store the linked data designated by (D).
- (3) No processing will be conducted when the number of bytes designated by n is "0".
- (4) The upper 8 bits of the byte storage device designated by (S) are ignored, and the lower 8 bits are used.
- (5) Linking is correctly processed even when the device range ((S) to (S)+(n-1)) where the data to be linked is stored overlaps with the device range ((D) to (D)+(n/2-1)) where the linked data will be stored.

For example, the following will take place in a case where the lower 8 bits of D11 to D16 are to be stored at D12 to D14:



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the values in n exceeds that of the device specified by ⑤. The range of the values in n exceeds that of the device specified by ⑥.	○	○	○	○	○	○

## Program Example

(1) The following program dissociates the data at D10 to D12 in byte units and stores it at D20 to D25 when X0 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	WTOBP	D10 D20 K6
5	END	

[Operation]



(2) The following program links the lower 8 bits of data from D20 through D25 and stores the result at D10 to D12 when X0 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	BTOWP	D20 D10 K6
5	END	

[Operation]



# 7.5.10 MAX, MAXP, DMAX, DMAXP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where a maximum value is searched (BIN 16/32 bits)
- Ⓣ : Head number of the devices where the maximum value search result will be stored (BIN 16/32 bits)
- n : Number of data blocks to be searched (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		UAG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—			—
Ⓣ	—	○				—			—
n	○	○				○			—

## Function


### MAX

- (1) Searches in the n points of 16-bit BIN data, from the device designated by Ⓢ, for the maximum value and stores the searched maximum value at the device designated by Ⓣ. Starts the search from the device designated by Ⓢ and stores the location, specified in the number of points counted from Ⓢ, of the device where the maximum value is found first at Ⓣ+1 and stores the number of the found minimum values at Ⓣ+2.



### DMAX

- (1) Searches in the n points of 32-bit BIN data, from the device designated by Ⓢ, for the maximum value and stores the searched maximum value at the device designated by Ⓣ and Ⓣ+1. Starts the search from the device designated by Ⓢ and stores the location, specified in the number of points counted from Ⓢ, of the device where the maximum value is found first at Ⓣ+2 and stores the number of the found minimum values at Ⓣ+3.



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in Ⓒ.	○	○	○	○	○	○
4101	The device specified by in Ⓓ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program subtracts, when X1C is turned ON, the data stored at D100 to D103 from the data stored at R0 to R3, and searches in the results of subtraction for the maximum value, then, stores it at D200 to D202.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X1C
1	BK-P	D100 R0 D150 D0
6	MAXP	D150 D200 D0
10	END	

[Operation]



(2) The following program searches for the maximum value from the 32-bit data at D0 to D7, and stores it at D100 to D103 when X20 is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	DMAXP	D0 D100 K4
5	END	

[Operation]



# 7.5.11 MIN, MINP, DMIN, DMINP

Basic High performance Process Redundant Universal LCPU



- Ⓢ : Head number of the devices where a minimum value is searched (BIN 16/32 bits)
- Ⓣ : Head number of the devices where the minimum value search result will be stored (BIN 16/32 bits)
- n : Number of data blocks to be searched (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		UAG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—			—
Ⓣ	—	○				—			—
n	○	○				○			—

## Function

### MIN

- (1) Searches in the n points of 16-bit BIN data, from the device designated by Ⓢ, for the minimum value and stores searched minimum value at the device designated by Ⓣ.


Starts the search from the device designated by Ⓢ and stores the location, specified in the number of points counted from Ⓢ, of the device where the minimum value is found first at Ⓣ+1 and stores the number of the found minimum values at Ⓣ+2.



### DMIN

- (1) Searches in the n points of 32-bit BIN data, from the device designated by Ⓢ, for the minimum value and stores searched minimum value at the devices designated by Ⓣ and Ⓣ+1.

Starts the search from the device designated by Ⓢ and stores the location, specified in the number of points counted from Ⓢ, of the device where the minimum value is found first at Ⓣ+2 and stores the number of the found minimum values at Ⓣ+3.



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in Ⓒ.	—	—	—	—	○	○
4101	The device specified in Ⓒ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program adds, when X1C is turned ON, the data stored at D100 to D103 and the data stored at R0 to R3, and searches in the results of addition for the minimum value, then, stores it at D200 to D202.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X1C
1	BK+P	D100 R0 D150 D0
6	MINP	D150 D200 D0
10	END	

[Operation]



(2) The following program, when X20 is turned ON, searches for the minimum value from the 32-bit data contained from D0 to D7, and stores it from D100 to D103.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	DMINP	D0 D100 K4
5	END	


[Operation]





# 7.5.12 SORT, DSORT

Basic High performance Process Redundant Universal LCPU



- Ⓢ1 : Head device number in the table to be sorted (BIN 16/32 bits)
- n : Number of data blocks to be sorted (BIN 16 bits)
- Ⓢ2 : Number of data blocks to be compared in one sort operation (BIN 16 bits)
- Ⓢ1 : Number of the bit device to be turned ON at the completion of the sort operation (bits)
- Ⓢ2 : Device reserved for the system (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○				—			—
n	○	○				○			—
Ⓢ2	○	○				○			—
Ⓢ1	○	—				—			—
Ⓢ2	—	○				—			—

## Function

7

### SORT

- (1) Sorts (rearranges data) BIN 16-bit data n points from Ⓢ1 in ascending or descending order. Sort order is designated by the ON/OFF status of SM703:
  - When SM703 is OFF: Ascending order sort
  - When SM703 is ON : Descending order sort



- (2) Several scans are required for sorts performed by the SORT instruction. The number of scans executed until completion is the value obtained by dividing the maximum number of times executed until the completion of the sort by the number of data blocks compared at one execution designated by Ⓢ2. (Decimal fractions are rounded up.) When the value of Ⓢ2 is increased, the number of scans until completion of the sort is reduced, but the amount of time per scan is lengthened.
- (3) The maximum number of executions until completion of the sort should be calculated according to the following equation:  
 The maximum number of executions until completion =  $(n) \times (n - 1) / 2$  [times executed]

**Example**

When  $n=10$ , the number of executions is obtained as  $10 \times (10 - 1) / 2 = 45$  [times executed]. If  $\text{Ⓢ2}=2$ , then the number of scans until the completion of sort is calculated as  $45/2 = 22.5 \rightarrow 23$  [scans].

- (4) The device designated by Ⓢ1 (the completion device) is turned OFF by the execution of the SORT instruction, and turned ON when the sort is completed. Because the device designated by Ⓢ1 is maintained in the ON state after the completion of the sort, the user must turn it OFF if required.

7.5 Data processing instructions  
7.5.12 SORT, DSORT


- (5) The 2 points from the device designated by ② are used by the system during the execution of the SORT instruction. These 2 points from the device designated by ② should therefore not be used by the user. Changing these points may cause an error code to be returned (Error code: 4100).
- (6) If the value of n is changed during the execution of the SORT instruction, the sort will be conducted in accordance with the number of sort data blocks after the change.
- (7) If the execution command is turned OFF during the execution of the SORT instruction, the sort is suspended. The sort resumes from the beginning when the execution command is turned ON again.
- (8) To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

## DSORT

- (1) Sorts (rearranges data) BIN 32-bit data n points from ① in ascending or descending order.

Sort order is designated by the ON/OFF status of SM703:

- When SM703 is OFF : Ascending order sort
- When SM703 is ON : Descending order sort



- (2) Several scans are required for sorts performed by the DSORT instruction. The number of scans executed until completion is the value obtained by dividing the maximum number of times executed until the completion of the sort by the number of data blocks compared at one execution designated by ②. (Decimal fractions are rounded up.) When the value of ② is increased, the number of scans until completion of the sort is reduced, but the amount of time per scan is lengthened.
- (3) The maximum number of executions until completion of the sort should be calculated according to the following equation:  
The maximum number of executions until completion =  $(n) \times (n-1)/2$  [times executed]

### Example

When  $n=10$ , the number of executions is obtained as  $10 \times (10-1)/2 = 45$  [times executed]. If  $S2=2$ , then the number of scans until the completion of sort is calculated as  $45/2 = 22.5 \rightarrow 23$  [scans].

- (4) The device designated by ① (the completion device) is turned OFF by the execution of the SORT instruction, and turned ON when the sort is completed. Because the device designated by ① is maintained in the ON state after the completion of the sort, the user must turn it OFF if required.
- (5) The 2 points from the device designated by ② are used by the system during the execution of a DSORT instruction. These 2 points from the device designated by ② should therefore not be used by the user. Changing these points may cause an error code to be returned (Error code: 4100).
- (6) If the value of n is changed during the execution of the SORT instruction, the sort will be conducted in accordance with the number of sort data blocks after the change.
- (7) If the execution command is turned OFF during the execution of the SORT instruction, the sort is suspended. The sort resumes from the beginning when the execution command is turned ON again.
- (8) To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

# Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	Ⓢ is 0 or a negative value.	○	○	○	○	○	○
4101	The range from S1 to (S1 + n/2 × n) (including S1) overlaps the range from D2 to D2 + 1.	○	○	○	○	○	○
4101	For the SORT(P) instruction, the range of the device specified by Ⓢ <sub>1</sub> exceeds the range from S1 to S1 + n (including S1).	○	○	○	○	○	○
4101	For the DSORT(P) instruction, the range of the device specified by Ⓢ <sub>1</sub> exceeds the range from S1 to S1 + (2 × n) (including S1).	○	○	○	○	○	○

# Program Example

(1) The following program sorts the BIN 16-bit data from D0 to D3 in the ascending/descending order when X10 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	OUT	SM703
2	LD	X10
3	SORT	D0 K4 K1 M0 D10
9	END	

[Operation]



(2) The following program sorts the BIN 32-bit data from D0 to D9 in ascending/descending order when X10 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	OUT	SM703
2	LD	X10
3	DSORT	D0 K5 K1 M0 D100
9	END	

[Operation]



## 7.5.13 WSUM, WSUMP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where data to be summed are stored (BIN 16 bits)
- Ⓣ : Head number of the devices where the sum will be stored (BIN 32 bits)
- n : Number of data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						—	—
Ⓣ	○	○						—	—
n	○	○						○	—

### Function

- (1) Adds all 16-bit BIN data for n blocks from the device designated at Ⓢ, and stores it in the device designated at Ⓣ.



### Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in Ⓢ.	○	○	○	○	○	○

## Program Example

- (1) The following program adds the 16-bit BIN data from D10 to D14, and stores it in D100 and D101 when X1C is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X1C
1	WSUMP	D10 D100 K5
5	END	

[Operation]


D10	4500 (BIN)
D11	2500 (BIN)
D12	-3276 (BIN)
D13	6780 (BIN)
D14	4444 (BIN)

⇒

D101, D100	14948 (BIN)
------------	-------------

## 7.5.14 DWSUM, DWSUMP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where data to be summed are stored (BIN 32 bits)
- Ⓣ : Head number of the devices where the sum will be stored (BIN 64 bits)
- n : Number of data blocks (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		—	—
Ⓣ	○	○				—		—	—
n	○	○				○		○	—

## Function

- (1) Adds all 32-bit BIN data stored in n points of devices starting from the one designated by Ⓢ, and stores the result to 4 points of devices (4 words) starting from the one designated by Ⓣ.



7

7.5 Data processing instructions  
7.5.14 DWSUM, DWSUMP

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The points specified in n exceed those of the corresponding device specified in Ⓔ.	○	○	○	○	○	○
4101	The device specified in Ⓔ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program adds the 32-bit BIN data at D100 to D107, and stores the result at D10 and D13 when X20 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	DWSUMP	D100 D10 K4
5	END	

[Operation]

D101,D100	11245600 (BIN)
D103,D102	27543200 (BIN)
D105,D104	558800 (BIN)
D107,D106	-15675000 (BIN)




D13 to D10 23672600 (BIN)

# 7.5.15 MEAN, MEANP, DMEAN, DMEANP



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- Ⓢ : Head number of the devices where the data to be averaged are stored (BIN16/32 bits)
- Ⓣ : Head number of the devices where the average will be stored (BIN 16/32 bits)
- n : Number of data or number of the devices where the number of data are stored (Setting range: 1 to 32767) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	○			—		—	—
Ⓣ	—	○	○			—		—	—
n	—	○	○			○		○	—

## Function

### MEAN(P)


- (1) This instruction calculates the mean of 16-bit BIN data stored in n-point devices starting from the device specified by Ⓢ, and then stores the result into the device specified by Ⓣ.



- (2) If the value calculated is not integer, this instruction will drop the number of decimal places.
- (3) If the value specified by n is 0, the instruction will be not processed.

### DMEAN(P)

- (1) This instruction calculates the mean of 32-bit BIN data stored in n-point devices starting from the device specified by Ⓢ, and then stores the result into the device specified by Ⓣ.



- (2) If the value calculated is not integer, this instruction will drop the number of decimal places.
- (3) If the value specified by n is 0, the instruction will be not processed.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in n is other than 0 to 32767.	—	—	—	—	○	○
4101	The points specified in n exceed those of the corresponding device specified in Ⓢ.	—	—	—	—	○	○

## Program Example

(1) The following program stores the average value of 16-bit data stored from D0 to D2 into D10, when M0 is turned on.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	M0
1	MEAN	D0 D10 K3
5	END	

[Operation]

D0	105 (BIN)	⇒	D10	550 (BIN)
D1	555 (BIN)			
D2	990 (BIN)			

(2) The following program stores the average value of 32-bit data stored from D0 to D5 into D10 and D11, when M0 is turned on.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	DMEAN	D0 D10 K3
5	END	

[Operation]


D1,D0	623541 (BIN)	⇒	D11,D10	2101176 (BIN)
D3,D2	4753647 (BIN)			
D5,D4	926342 (BIN)			



## 7.6 Structure creation instructions

### 7.6.1 FOR, NEXT

Basic High performance Process Redundant Universal LCPU




n : Number of repetitions of FOR to NEXT loop (1 to 32767) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n									—

### Function

- (1) When the processing in the FOR to NEXT loop is executed n-times without conditions, the step following the NEXT instruction will be executed.
- (2) The value of n can be designated at between 1 and 32767. If it is designated from -32768 to 0, the processing which is executed when n=1 will be performed.
- (3) If you do not desire to execute the processing called for within the FOR to NEXT loop, use the CJ or SCJ instruction to jump.
- (4) FOR instructions can be nested up to 16 deep.



## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4200	After the FOR instruction was executed, the END, FEND, or GOEND instruction was executed prior to the NEXT instruction. The STOP instruction is in process between the FOR and the NEXT instructions.	○	○	○	○	○	○
4201	The NEXT instruction was executed prior to the FOR instruction.	○	○	○	○	○	○
4202	The 17th FOR instruction was executed when the FOR instruction has been nested.	○	○	○	○	○	○

## Program Example

(1) The following program executes the FOR to NEXT loop when X8 is OFF, and does not execute it when X8 is ON.


[Ladder Mode]

[List Mode]



### Remark


- To force an end to the repetitious execution of the FOR to NEXT loop during the execution of the loop, insert a BREAK instruction. See Page 385, Section 7.6.2 for details concerning the use of the BREAK instruction.
- Use the EGP/EGF instruction to perform the pulse operation of an index-modified program between the FOR and NEXT instructions. Note, however, that rise and fall instructions are not available on the operation output side. Refer to Page 137, Section 5.2.5 for details of the EGP/EGF instruction. The program samples are shown below:



- Branching into a FOR to NEXT loop using a JMP or other branch instruction from the outside of the FOR to NEXT loop is not possible.

# 7.6.2 BREAK, BREAKP

Basic High performance Process Redundant Universal LCPU




Ⓓ : Number of the device where the remaining number of loops will be stored (BIN 16 bits)  
 Pn : Number of the pointer (device name (pointer)) where the program is branched at the forced end of a loop.

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other P
	Bit	Word		Bit	Word				
Ⓓ				○				—	—
Pn				—				—	○

## Function

- (1) Forces an end to a FOR to NEXT instruction loop and shifts the operation to the pointer specified by Pn. Only a pointer within the same program file can be assigned to Pn. If a pointer of the other program file is used, an operation error will be returned.



- (2) The remaining number of the FOR to NEXT instruction loop times is stored at Ⓓ.  
 Note that the remaining number includes the operation when the BREAK instruction is executed.
- (3) The BREAK instruction can be used only during the execution of a FOR to NEXT instruction loop.
- (4) The BREAK instruction can be used only when there is only one level of nesting. When an end is forced to the multiple nesting levels, execute the same number of BREAK instructions for the nesting levels.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4203	The BREAK instruction is used in a case other than with the FOR to NEXT instruction loop.	○	○	○	○	○	○
4210	The jump destination for the pointer specified by Pn does not exist. The pointer of another program file is specified for Pn.	○	○	○	○	○	○


7

7.6 Structure creation instructions  
7.6.2 BREAK, BREAKP

## Program Example

(1) The following program forces the FOR to NEXT loop to end when the value of D0 reaches 30 (when the FOR to NEXT loop has been executed 30 times).

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	RST	D0
3	FOR	K100
5	LD	SM400
6	INC	D0
8	LD=	D0 K30
11	BREAKP	D1 P0
14	NEXT	
15	PO	
16	END	

**Remark**

The value 71 is stored at D1 when the BREAK instruction is executed.

### 7.6.3 CALL, CALLP

Basic High performance Process Redundant Universal LCPU



Pn : Head pointer number of a subroutine program (Device name)


Ⓢ1 to Ⓢ5: Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other P
	Bit	Word		Bit	Word				
Pn	—	—				—			○
Ⓢ1 to Ⓢ5	○ (Other than F)	○				○			—


## Function

- (1) When the CALL (P) instruction is executed, executes the subroutine program of the program specified by Pn.

[ The CALL (P) instruction can execute subroutine programs specified by a pointer within the same program file and subroutine programs specified by a common pointer. ]



- (2) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with ⑤① to ⑤⑤ corresponding to the function device. The contents to the devices specified by ⑤① to ⑤⑤ are as indicated below.



- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:


- FX, FY : Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

Function devices	Device	Data Size	Remark
• FX • FY	Bit device	1 point	—
	When bit designation is made for word device	1 bit	
• FD	When digit designation of a bit device is used *1	4 words	The data size varies depending on the instruction to be used.
	Word device	4 words	

\*1: An error will not occur even when the device number specified by ⑤① to ⑤⑤ is not a multiple of 16 at the digit designation of the bit device.

[Main routine program]



- (3) ⑤① to ⑤⑤ can be used with the CALL (P) instruction.


# CALL, CALLP

- (4) The number of function devices to be used by a subroutine program must be identical to the number of arguments in the CALL (P) instruction.  
Also, the types of the function device and CALL (P) argument used should be identical.
- (5) Device numbers specified by the CALL (P) instruction should not overlap.  
If they do overlap, it will not be possible to obtain accurate calculations.
- (6) The device used in the argument of the CALL (P) instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)
- (7) When the device, either timer or counter, is used in the argument of the CALL(P) instruction, only the current value is transmitted/received.


## Incorrect operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D1 is used in the subroutine program.

[Program example]




[Operation performed after subroutine program execution]




## Correct operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D4 is used in the subroutine program.

[Program example]




[Operation performed after subroutine program execution]



- \*1: Stores the execution result of the subroutine program.
- \*2: Replaced by the value of the function device.

(8) Up to 16 nesting levels are possible with the CALL(P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.



(9) Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices which are turned ON during the execution of a subroutine program can be turned OFF by the execution of the FCALL(P) instruction.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified for the argument cannot be secured for the data size.	○	○	○	○	○	○
4210	There is no subroutine program for the pointer specified in the CALL (P) instruction.	○	○	○	○	○	○
4211	After the CALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	○	○	○	○	○	○
4212	The RET instruction was executed prior to the CALL (P) instruction.	○	○	○	○	○	○
4213	The 17th nesting level was executed.	○	○	○	○	○	○

## Program Example

(1) The following program executes a subroutine program with argument when X20 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	CALL	P0 X0 M0
5	INC	D1
7	FEND	
8	P0	
9	LD	FX0
10	SET	FY1
11	OUT	Y1
12	RET	
13	END	

### 7.6.4 RET


Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

### Function

- (1) Indicates end of subroutine program
- (2) When the RET instruction is executed, returns to the step following the CALL (P), FCALL (P), ECALL (P), EFCALL (P) or XCALL instruction which called the subroutine program.






## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4211	After the CALL(P), FCALL (P), ECALL (P), EFCALL (P) or XCALL instruction was executed, an END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4212	The RET instruction was executed prior to the CALL (P), FCALL (P), ECALL (P), EFCALL (P) or XCALL instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## 7.6.5 FCALL, FCALLP

Basic High performance Process Redundant Universal LCPU



Pn : Head pointer number of a subroutine program (Device name)

S1 to S5: Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)


Setting Data	Internal Devices		R, ZR	JOP		UAG	Zn	Constants	Other P
	Bit	Word		Bit	Word				
Pn	—	—				—			<input type="radio"/>
S1 to S5	<input type="radio"/> (Other than F)	<input type="radio"/>				<input type="radio"/>			—

## Function

- (1) When FCALL(P) is executed, the non-execution processing of the subroutine program of the pointer designated by Pn is performed.

[ The FCALL (P) instruction can execute subroutine programs designated by a pointer within the same program file, and subroutine programs designated by common pointers. ]

- (a) Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.



7

7.6 Structure creation instructions  
7.6.5 FCALL, FCALLP


# FCALL, FCALLP

(b) The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:


OUT instruction.....	Forced OFF
SET instruction	} ..... Maintains status
RST instruction	
SFT instruction	
Basic instructions	
Application instructions	
PLS instruction	} ..... Processing identical to when condition contacts are OFF
Pulse generation instruction (□ P)	
Present value of low speed/high speed timers.....	0
Present value of retentive timer	} ..... Preserves
Present value of counter	

- (2) The FCALL (P) instruction is used in conjunction with the CALL(P) instruction.
- (3) If the FCALL (P) instruction is used in conjunction with the CALL(P) instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including □P instructions).

In case the FCALL (P) instruction is not used in conjunction with the CALL(P) instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.



- (4) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (S1) to (S5) corresponding to the function device. The contents to the devices specified by (S1) to (S5) are as indicated below.




- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:
  - FX, FY: Bits
  - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.


Function devices	Device	Data Size	Remark
• FX • FY	Bit device	1 point	—
	When Bit Designation has been Made for Word Device	1 bit	
• FD	When digit designation of a bit device is used*1	4 words	The upper 2 words of FD become 0.
	Word device	4 words	—

\*1: An error will not occur if the device number specified by (S1) to (S5) is not a multiple of 16 at the digit designation of the bit device.

[Main routine program]



- (5) The FCALL (P) instruction can use from (S1) to (S5).
- (6) Up to 16 nesting levels are possible with the FCALL(P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified for the argument cannot be secured for the data size.	○	○	○	○	○	○
4210	The subroutine program of the pointer designated by the FCALL (P) instruction does not exist.	○	○	○	○	○	○
4211	After the CALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	○	○	○	○	○	○
4212	The RET instruction was executed prior to the FCALL (P) instruction.	○	○	○	○	○	○
4213	The 17th nesting level is executed.	○	○	○	○	○	○

## Program Example

(1) The following program executes a subroutine program with argument when X20 is turned ON, and forces non-execution processing when X20 is turned from ON to OFF.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	CALL	P0 M0
4	FCALL	P0 M0
7	FEND	
8	PO	
9	LD	M10
10	SET	FY0
11	OUT	Y1
12	RET	
13	END	

[Operation]



# 7.6.6 ECALL, ECALLP

Basic
High performance
Process
Redundant
Universal
LCPU



File name: Name of the program file to be called (character string)


Pn : Head pointer number of a subroutine program (Device name)

S1 to S5 : Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants		Other P
	Bit	Word		Bit	Word			K, H	\$	
File name	—	○				—			○	—
Pn	—	—				—			—	○
S1 to S5	○ (Other than F)	○				○			—	—


## Function

- (1) Executes the subroutine program of the pointer designated by Pn in the designated program file name when the ECALL (P) instruction is executed. The ECALL(P) instruction can be used to call a subroutine program that uses a local pointer from a different program file.



- (2) Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.
- (3) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

(4) When function devices (FX, FY, FD) are used by a subroutine program, specify a device corresponding to the function device with ⑤① to ⑤⑤. The contents of the devices specified by ⑤① to ⑤⑤ are as indicated below.




- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:
  - FX, FY: Bits
  - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

Function devices	Device	Data Size	Remark
• FX • FY	Bit device	1 point	—
	When Bit Designation has been Made for Word Device	1 bit	
• FD	When digit designation of a bit device is used*1	4 words	The data size varies depending on the instruction to be used.
	Word device	4 words	

\*1: An error will not occur even when the device number specified by ⑤① to ⑤⑤ is not a multiple of 16 at the digit designation of the bit device.

[Main routine program]




- (5) From ⑤① to ⑤⑤ can be used by the ECALL instruction.
- (6) The device used in the argument of the ECALL instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)


**Incorrect operation example**

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D1 is used in the subroutine program.

[Program example]




[Operation performed after subroutine program execution]



**Correct operation example**


The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D4 is used in the subroutine program.

[Program example]




# ECALL, ECALLP

[Operation performed after subroutine program execution]



- \*1: Stores the execution result of the subroutine program.
- \*2: Replaced by the value of the function device.

- (7) The numbers of the devices designated by the arguments in the ECALL(P) instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
- (8) Up to 16 levels of nesting can be used with the ECALL(P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.



- (9) Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices turned ON during the execution of a subroutine program can be turned OFF by the EFCALL(P) instruction.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The specified file does not exist.	○	○	○	○	○	○
2411	The specified file cannot be executed.	○	○	○	○	○	○
4101	The device specified for the argument cannot be secured for the data size.	○	○	○	○	○	○
4210	The subroutine program of the pointer specified by the ECALL (P) instruction does not exist.	○	○	○	○	○	○
4211	After the ECALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	○	○	○	○	○	○
4212	The RET instruction was executed prior to the ECALL (P) instruction.	○	○	○	○	○	○
4213	The 17th nesting level is executed.	○	○	○	○	○	○




## Program Example

(1) The following program executes program block P0 of the program A-LINE when X20 is turned ON.

[Ladder Mode]


[MAIN]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	EFCALL	"A-LINE" P0 D0 X0
9	END	

[A-LINE]




Step	Instruction	Device
0	FEND	
1	P0	
2	LD	FX1
3	MOV	FDO W0
5	RET	
6	END	

### 7.6.7 EFCALL, EFCALLP



7



File name: Name of the program file to be called (character string)

Pn : Head pointer number of a subroutine program (Device name)

Ⓢ1 to Ⓢ5 : Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

Setting Data	Internal Devices		R, ZR	JOG		U <sub>0</sub> GO	Zn	Constants		Other P
	Bit	Word		Bit	Word			K, H	\$	
File name	—	○				—			○	—
Pn	—	—				—			—	○
Ⓢ1 to Ⓢ5	○ (Other than F)		○			○			—	—


7.6 Structure creation instructions  
7.6.7 EFCALL, EFCALLP

## Function

- (1) When the EFCALL(P) instruction is executed, the non-execution processing of the subroutine program of the pointer designated by Pn is performed.

[ The EFCALL (P) can also be used to call a subroutine program that uses a local pointer from a different program file. ]

- (a) Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.





- (b) The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

OUT instruction.....	Forced OFF
SET instruction	} ..... Maintains status
RST instruction	
SFT instruction	
Basic instructions	
Application instructions	} ..... Processing identical to when condition contacts are OFF
PLS instruction	
Pulse generation instruction (□ P)	
Present value of low speed/high speed timers.....	0
Present value of retentive timer	} ..... Preserves
Present value of counter	

- (2) The EFCALL (P) instruction is used in combination with the ECALL (P) instruction.

(3) If the EFCALL(P) instruction is used in conjunction with the ECALL(P) instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including □P instructions).


In case the EFCALL(P) instruction is not used in conjunction with the ECALL(P) instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.



- (4) Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.
- (5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

## EFCALL, EFCALLP

- (6) When function devices (FX, FY, FD) are used by a subroutine program, specify a device corresponding to the function device with ⑤1 to ⑤5.




- Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- The processing units for the function devices are as follows:
  - FX, FY: Bits
  - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

Function devices	Device	Data Size	Remark
• FX • FY	Bit device	1 point	—
	When Bit Designation has been Made for Word Device	1 bit	
• FD	When digit designation of a bit device is used*1	4 words	The upper 2 words of FD become 0.
	Word device	4 words	—


\*1: An error will not occur even when the device number specified by ⑤1 to ⑤5 is not a multiple of 16 at the digit designation of the bit device.

[Main routine program]



- ⑤1 to ⑤5 can be used with the EFCALL (P) instruction.
- The number of function devices used by subroutine programs must be identical to the number of arguments used by the EFCALL (P) instruction. Further, the function devices should be identical to the types of arguments used by the EFCALL (P) instruction.

- (9) Up to 16 levels of nesting can be used with the EFCALL (P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2411	The specified file cannot be executed.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4101	The device specified for the argument cannot be secured for the data size.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4210	The subroutine program of the pointer specified by the ECALL (P) instruction does not exist.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4211	After the EFCALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4212	The RET instruction was executed prior to the EFCALL (P) instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4213	The 17th nesting level is executed.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

- (1) The following program executes a subroutine program with argument when X0 is ON, and forces non-execution processing when X20 is turned from ON to OFF.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	ECALL	"A-LINE" P0 D0 X0
9	EFCALL	"A-LINE" P0 D0 X0
17	END	

• Basic model QCPU: The serial number (first five digits) is "04122" or later.

# 7.6.8 XCALL



Pn : Head pointer number of a subroutine program (Device name)

S1 to S5: Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other P
	Bit	Word		Bit	Word				
P	—	—	—	—	—	—	—	—	○
S1 to S5	○ (Other than F)	○	—	—	—	○	—	—	—

## Function

(1) XCALL instruction executes the subroutine program and performs non-execution processing of the subroutine program.

(a) Execution of subroutine program

Executes each coil instruction according to ON/OFF status of the condition contacts.


(b) Non-execution of subroutine program

Performs the same processing for each coil instruction as when the condition contacts are OFF status. The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:


- OUT instruction..... Forced OFF
  - SET instruction
  - RST instruction
  - SFT instruction
  - Basic instructions
  - Application instructions
  - PLS instruction
  - Pulse generation
  - instruction (□ P)
  - Present value of low speed/high speed timers..... 0
  - Present value of retentive timer
  - Present value of counter
- } ..... Maintains status
- } ..... Processing identical to when condition contacts are OFF
- } ..... Preserves

(2) Operation of XCALL instruction varies according to the CPU module type. The following program example shows the operation of XCALL instruction for each CPU module.

[Program example]




[ON/OFF timing of X0]



\*2: Time during X0 is ON (2) does not include the time when turning X0 ON (1).

Component	Operation of XCALL instruction
<ul style="list-style-type: none"> <li>Process CPU (serial No. of first 5 digits: 07031 or earlier)</li> <li>High performance model QCPU (serial No. of first 5 digits: 06081 or earlier)</li> </ul>	1) When X0 is turned ON: Without process (Do not execute subroutine program of "P1".) 2) During X0 is ON: Execute subroutine program of "P1". 3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1".
<ul style="list-style-type: none"> <li>High performance model QCPU (serial No. of first 5 digits: 06082 or later)</li> <li>Process CPU (serial No. of first 5 digits: 07032 or later)</li> </ul>	1) Using SM734 (XCALL instruction executing condition designation) to select operation when X0 is turned ON. <ul style="list-style-type: none"> <li>When SM734 is OFF: Without process (Do not execute subroutine program of "P1".)</li> <li>When SM734 is ON: Execute subroutine program of "P1".</li> </ul> 2) During X0 is ON: Execute subroutine program of "P1". 3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1".
<ul style="list-style-type: none"> <li>Redundant CPU</li> <li>Basic model QCPU</li> <li>Universal model QCPU</li> <li>LCPU</li> </ul>	1) When X0 is turned ON: Execute subroutine program of "P1". 2) During X0 is ON: Execute subroutine program of "P1". 3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1".

(3) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (S1) to (S5) corresponding to the function device. The contents to the devices specified by (S1) to (S5) are as indicated below.




- (a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
- (b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
- (c) The processing units for the function devices are as follows:
  - FX, FY: Bits
  - FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.


Function devices	Device	Data Size	Remark
• FX • FY	Bit device	1 point	—
	When Bit Designation has been Made for Word Device	1 bit	
• FD	When digit designation of a bit device is used*3	4 words	The data size varies depending on the instruction to be used.
	Word device	4 words	

\*3: An error will not occur even when the device number specified by (S1) to (S5) is not a multiple of 16 at the digit specification of the bit device.

[Main routine program]




- (4) S1 to S9 can be used by the XCALL instruction.
- (5) The number of function devices used by a subroutine program must be identical to the number of arguments in the XCALL instruction. Also, the function device and the type of XCALL argument should be identical.
- (6) Device numbers specified in the argument of the XCALL instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
- (7) Up to 16 nesting levels can be used with the XCALL instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.




- (8) The device used for the argument of the XCALL instruction must not be used in a subroutine program. If used, it will not be possible to perform correct calculations. (Refer to the following program example.)
- The processing to be executed when D1 is used in a subroutine program with D0 designated for FD0 in a subroutine program is shown below.

[Program example]



[Operation performed after subroutine program execution]



\*1: Stores the execution result of the subroutine program.  
 \*2: Replaced by the value of the function device. D1 does not reflect the operation result in the subroutine program.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The device specified for the argument cannot be secured for the data size.	○	○	○	○	○	○
4210	There is no subroutine program for the pointer specified in the XCALL (P) instruction.	○	○	○	○	○	○
4211	After the XCALL (P) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction.	○	○	○	○	○	○
4212	The RET instruction was executed prior the XCALL (P) instruction.	○	○	○	○	○	○
4213	The 17th nesting level is executed.	○	○	○	○	○	○

## Program Example

- (1) The following program executes a subroutine program with argument when X20 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X20
1	XCALL	PO X0 M0
5	INC	D1
7	FEND	
8	PO	
9	LD	FX0
10	SET	FY1
11	OUT	Y1
12	RET	
13	END	

### 7.6.9 COM



Refer to Page 409, Section 7.6.10 for the COM instruction of the following CPU modules.

- Basic model QCPU of serial No. 04122 or later
- High Performance model QCPU of serial No. 04012 or later
- Process CPU of serial No. 07032 or later
- Redundant CPU
- Universal model QCPU
- LCPU

Setting Data	Internal Devices		R, ZR	JON		UON	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

## Function


- (1) Use the COM instruction for the following purposes.
  - (a) To reduce the time required to send/receive data to/from the remote I/O stations.
  - (b) To ensure data communication with a CPU module on another station when two CPU modules perform operations using different scan times.
- (2) The processing of the COM instruction differs depending on the status (ON or OFF) of the special relay SM775.
  - SM775 is OFF: Performs both auto refresh and communication with external devices. \*1 \*2
  - SM775 is ON: Performs only communication with external devices.\*1

\*1: The following processing is performed in communication with external devices.


  - Monitor processing of other stations
  - Read processing by the serial communications module of the buffer memory of another intelligent function module

\*2: The auto refresh includes the following processing:


  - Refresh of MELSECNET/10H
  - CC-Link refresh
  - Auto refresh of intelligent function modules
- (3) At the point of the execution of the COM instruction, the CPU module temporarily stops the processing of the sequence program, and performs the same operation as ordinary data processing as well as auto refresh of intelligent function modules (including link refreshes) at the END processing. However, the low speed cyclic refresh of MELSECNET/10 or MELSECNET/H is not performed.



- (4) The COM instruction can be used in a sequence program any number of times. Note, however, that the scan time of the sequence program will increase by the time taken for communication with external devices and auto refresh (including link refresh) of intelligent function modules.
- (5) Data communications using the COM instruction
  - (a) Example of data communications when COM instruction is not used



- (b) Example of data communications when COM instruction has been used




- 1) When the COM instruction is used at the host station, it is possible to increase the number of data communication repetitions with the remote I/O station unconditionally, as shown in (b) above, and thus to speed up data communications.

- 2) In cases where the remote station scan time is longer than the scan time of the host station, the COM instruction used at the remote station side can avoid the occurrence of timing failure in which the data cannot be fetched, as shown in (a).
- 3) When the COM instruction has been used at the other station, a link refresh will be performed each time that station receives a command from the host station.

· Step 0 ~COM instruction  
 · COM instruction ~COM instruction  
 · COM instruction ~END instruction

Link refresh can be performed once in each of these intervals.

- (6) If the scan time from the linked station is longer than the sequence program scan time at the host station, designating the COM instruction at the host station will not increase the speed of data communications.



**Point**

The programs in which the COM instruction cannot be used are shown below:

- Low-speed execution type programs
- Interrupt programs
- Fixed scan execution type programs

## Operation Error

- (1) There is no operation error in the COM instruction.



- Basic model QCPU: The serial number (first five digits) is "04122" or later.
- High Performance model QCPU: The serial number (first five digits) is "04012" or later.
- Process CPU: The serial number (first five digits) is "07032" or later.

## 7.6.10 COM

Refer to Page 407, Section 7.6.9. for the COM instruction of the following CPU modules.

- Basic model QCPU of serial No. 04121 or later
- High Performance model QCPU of serial No. 04011 or later
- Process CPU of serial No. 07031 or later



Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

- (1) The COM instruction is used to perform I/O refresh at any timing during execution of a sequence program.
- (2) The following processing can be performed with the COM instruction.

Processing item	QCPU	LCPU
I/O refresh	○	○
CC-Link refresh	○	○
CC-Link IE Controller Network refresh	○	×
CC-Link IE Field Network refresh	○ <sup>*1</sup>	○ <sup>*2</sup>
MELSECNET/H refresh	○	×
Auto refresh of intelligent function modules	○	○
Auto refresh using QCPU standard area of multiple CPU system	○	×
Reading input/output data of all modules other than the multiple CPU system group	○	×
Auto refresh using the multiple CPU high speed transmission area of multiple CPU system	○	×
Communication with display unit	×	○
Service processing (communication with programming tool, GOT, or other external devices)	○	○

\*1: Products with the first 5 digits of the serial No. "12012" or higher are applicable.  
 \*2: Products with the first 5 digits of the serial No. "13012" or higher are applicable.

**Remark**

The following processing is also performed during service processing.

- Monitor processing of other station
- Read of another intelligent function module buffer memory by the serial communication module

- (3) All the processing items except I/O refresh are performed when SM775 is turned OFF.
- (4) Selecting a processing item
  - (a) Select a processing item in SD778 and turn ON SM775.


The following table shows processing that can be specified in SD778 when SM775 is turned ON.

Processing item	QCPU		LCPU	
	When SM775 is OFF	When SM775 is ON	When SM775 is OFF	When SM775 is ON
I/O refresh	Not executed	Whether to be executed or not can be selected.	Not executed	Whether to be executed or not can be selected.
CC-Link refresh	Executed		Executed	
CC-Link IE Controller Network refresh			-	-
CC-Link IE Field Network refresh			Executed	Whether to be executed or not can be selected.
MELSECNET/H refresh			-	-
Auto refresh of intelligent function modules			Executed	Whether to be executed or not can be selected.
Auto refresh using QCPU standard area of multiple CPU system			-	-
Reading input/output data of all modules other than the multiple CPU system group			-	-
Auto refresh using the multiple CPU high speed transmission area of multiple CPU system			-	-
Communication with display unit			-	-
Service processing (communication with programming tool, GOT, or other external devices)		Executed	Whether to be executed or not can be selected.	

- (b) Set an execution status for each processing in SD778.  
Set an execution status for each bit of SD778 as shown below.

[ QCPU ]

Bit of SD778	Executed	Not Executed
b0 to b6	1	0
b15	0	1



**Example**


To make only the send/receive processing with the remote I/O station faster, designate MELSECNET/H refresh only.  
(Set only b2 and b15 of SD778 to 1 (SD778: 8004<sub>H</sub>).)

**Point**

- Refresh between the multiple CPUs by the COM instruction is performed under the following condition.
- Receiving operation from other CPUs: When b4 of SD778 (auto refresh in the CPU shared memory) is 1.
  - Sending operation from host CPU: When b15 of SD778 (execution status of service processing) is 0.

[ LCPU ]


Bit of SD778	Executed	Not Executed
b0, b1, b3, b6, b14	1	0
b15	0	1



**Example**

To speed up processing of the display unit only, specify communication with the display unit only. (Write "1" to bits b14 and b15 of SD778 (SD778:C000<sub>H</sub>).)

- (5) At the point of the execution of the COM instruction, the CPU module temporarily stops the processing of the sequence program, and performs specified processing.



- (6) The COM instruction can be used in a sequence program any number of times. However, note that the scan time of the sequence program will be lengthened by the time taken for the processing selected in SD778.
- (7) Only with the Universal model QCPU and LCPU, interruption is enabled during the execution of the COM instruction. However, note that the data can be separated if the refresh data is used by an interrupt program etc.
- (8) With the Built-in Ethernet port QCPU and LCPU, processing time may be increased if the service process was executed by the COM instruction while the built-in Ethernet ports are in Ethernet connection.

## Point

- The programs in which the COM instruction cannot be used are shown below:
  - Low-speed execution type programs
  - Interrupt programs
  - Fixed scan execution type programs
- For the redundant CPU, there are restrictions on use of the COM instruction. Refer to the manual below for details.
  - QnPRHCPU User's Manual (Redundant System)

## Operation Error

- (1) There is no operation error in the COM instruction.

## 7.6.11 CCOM, CCOMP



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

## Function

See Page 409, Section 7.6.10 for details about function.


## Operation Error

Error code	Error details	Q00J/Q00/Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	When the CCOM(P) instruction was executed in the QnUD(H)CPU whose serial number (first five digits) is "10101" or earlier, an error occurs.	—	—	—	—	○	—

## Program Example

- (1) Turning on M0 enables the program to execute the select refresh, while turning off M0 disables the program to execute the select refresh.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM402
1	MOV	H8004 SD778
3	SET	SM775
4	LD	M0
5	CCOM	

## 7.6.12 IX, IXEND



Ⓢ: Head number of the devices where index modification data is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○							

## Function

- (1) Performs index modification on all devices in the ladder up to the IXEND instruction after the IX instruction, using the index modification value specified in the index modification table. Refer to Page 416, Section 7.6.13 for how to configure an index modification table.


The configuration of the index modification table and the corresponding index register numbers are as shown below:

	Device name	Index register number		Device name	Index register number
Ⓢ	Modification value of timer (T)	Z0	Ⓢ + 8	Modification value of data register (D)	Z8
Ⓢ + 1	Modification value of counter (C)	Z1	Ⓢ + 9	Modification value of link register (W)	Z9
Ⓢ + 2	Modification value of input (X)	Z2	Ⓢ + 10	Modification value of file register (R)	Z10
Ⓢ + 3	Modification value of output (Y)	Z3	Ⓢ + 11	Modification value of buffer register I/O No. (U)	Z11
Ⓢ + 4	Modification value of internal relay (M)	Z4	Ⓢ + 12	Modification value of buffer register (G)	Z12
Ⓢ + 5	Modification value of latch relay (L)	Z5	Ⓢ + 13	Modification value of link direct device network No. (J)	Z13
Ⓢ + 6	Modification value of link relay (B)	Z6	Ⓢ + 14	Modification value of file register (ZR)	Z14
Ⓢ + 7	Modification value of edge relay (V)	Z7	Ⓢ + 15	Modification value of pointer (P)	Z15

\*1: When using a basic model QCPU, index registers with numbers from Z10 onward cannot be used.

## IX, IXEND

- (2) Index modification for device numbers is accomplished in the manner as below: By setting a modification value to each of the devices, the set modification values are added to the all device numbers of the devices used in the ladder between the IX and IXEND instructions. The program is executed using the index modified device numbers.




Modification value		
D100	8	T (Z0)
D101	5	C (Z1)
D102	2	X (Z2)
D103	10	Y (Z3)
D104	10	M (Z4)
D105	20	L (Z5)
D106	16	B (Z6)
D107	20	V (Z7)
D108	1	D (Z8)

- Value "2" is added to X1 and X9. → Processed as X3 and X1B, respectively.
- Value "10 (A<sub>H</sub>)" is added to Y24 and Y40. → Processed as Y2E and Y4A, respectively.
- Value "10" is added to M6 and M62. → Processed as M16 and M72, respectively.
- Value "16 (10<sub>H</sub>)" is added to B20. → Processed as B30.
- Value "8" is added to T495. → Processed as T498.
- Value "5" is added to C270. → Processed as C275.
- Value "1" is added to D0. → Processed as D1.

- (3) Instructions such as the PLS, PLF, and P instructions, which are executed only once when input conditions have been established, cannot be index modified by using the IX to IXEND instruction loop.
- (4) In cases where adding the modification value causes the device number to exceed the device range, accurate processing will not be conducted.
- (5) Do not execute the IX or IXEND instructions during online program changes of sequence programs (write during RUN). Accurate processing will not be conducted if this happens.
- (6) Modification values are preset for random word devices as BIN values, and the initial device number for which modification values have been set is designated by Ⓢ.
- (7) Do not execute a scan execution type program and an interrupt program simultaneously between the IX and IXEND instructions.
- (8) Whether the program will be expanded or a user needs to create the program is depending on your GPP function software package.

The index register should be added to the index modification ladder established with the IX and IXEND instructions. \*2



\*2: The value of Zn is returned to the previous Zn value before the execution of the IX instruction after the IXEND instruction has been executed.

### Point

- When using the IX and IXEND instructions in both a normal sequence program and an interrupt sequence program, establish the interlock to avoid simultaneous execution. The interlock assumes the area between the IX and IXEND instructions in the normal sequence program as DI, disabling the interruption.
- The IXDEV and IXSET instructions can be used to specify modification values. Refer to Page 416, Section 7.6.13 for details.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4231	The IX and IXEND instructions are not used as a pair. After the IX instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the IXEND instruction.	○	○	○	○	○	○

## Program Example

- (1) The following program executes the same ladder 10 times, while changing device numbers.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	FMOV	K0 D100 K9
5	FOR	K10
7	IX	D100
9	LD	B0Z6
10	OR	Y30Z3
11	ANI	X10Z2
12	OUT	Y30Z3
13	SET	MOZ4
14	+	DOZ8 D10Z8
17	LD	T3Z0
18	AND	C4Z1
19	MOV	K1 D40Z8
21	IXEND	
22	LD	SM400
23	BK+	D100 K1 D100 K9
28	NEXT	
29	END	

[Operation]

Modification value	1st time	2nd time	3rd time	10th time
D100	Modification value of T	B0 → B1 → B2 → B9		
D101	Modification value of C	X10 → X11 → X12 → X19		
D102	Modification value of X	Y30 → Y31 → Y32 → Y39		
D103	Modification value of Y	M0 → M1 → M2 → M9		
D104	Modification value of M	D0 → D1 → D2 → D9		
D105	Modification value of L	D10 → D11 → D12 → D19		
D106	Modification value of B	T3 → T4 → T5 → T12		
D107	Modification value of V	C4 → C5 → C6 → C13		
D108	Modification value of D	D40 → D41 → D42 → D49		

# 7.6.13 IXDEV, IXSET

Basic High performance Process Redundant Universal LCPU



Ⓢ : Head number of the devices where index modification data is stored (pointer only) P□ (Pointer)  
 Ⓣ : Head number of the devices where index modification data will be stored (except a pointer) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J□□□		U□\G□	Zn	Constants	Other P
	Bit	Word		Bit	Word				
Ⓢ	—	—				—			○
Ⓣ	—	○				—			—

## Function

- The IXDEV and IXSET instructions are used to configure an index modification table used in the IX and IXEND instructions.
- The device offset value designated at the offset designation area is set at the index modification table designated by Ⓣ.
- The value 0 will be entered if no designation is made.
- Word devices are also indicated by contact (word device bit designation). Data register 10 (D10) is designated with D10.0.  
(Any value from 0 to F can be used for the bit number.)
- Designation is made according to the method described below. \*1 (The symbol □ is where the offset value will be. The notation XX indicates random selection.)


Device	T	C	X	Y	M	L	V	B
Designation method	T□ □	C□ □	X□ □	Y□ □	M□ □	L□ □	V□ ↑	B□ □
Device	D	W	R	U/G		J		ZR
Designation method	D□.XX □	W□.XX □	R□.XX □	U□\G□.XX □		J□\B□ <sup>*2</sup> □		ZR□.XX □
Device	P							
Designation method	IXSET □ Ⓢ □ Ⓣ □ <sup>*3</sup>							

\*1: When using a basic model QCPU, the devices R, U/G, J, ZR and P cannot be used.  
 \*2: Devices following J□□ designate B, W, X, or Y, and the offset value is also set in correspondence with this.  
 \*3: When using a basic model QCPU, specify a dummy device number. Ⓢ is P□.

- If two offsets for two identical types of device have been set in the offset designation area, the last value set will be valid.
- The IXDEV and IXSET instructions should be treated as a pair.
- Any value from 0 to 32767 is valid for ZR. (The offset value will be the remainder of the quotient of the designated device number divided by 32768.)

- (9) The dummy contacts in the offset specifying part are valid for only LD and AND located within the range of the IXDEV-IXSET instructions. The IXDEV-IXSET instructions will not be executed if other instructions are described.

**Example**



## Operation Error

- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4231	The IXDEV and IXSET instructions are not used as a pair.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

- (1) The following program changes the modification values for input (X), output (Y), data register (D) and pointer (P). When using a basic model QCPU, the devices R, U/G, J, ZR and P cannot be used.

[Ladder Mode]

[List Mode]




\*4: Refer to Page 413, Section 7.6.12 for index modification using the IX to IXEND instructions.

# 7.7 Data Table Operation Instructions

## 7.7.1 FIFW, FIFWP

Basic High performance Process Redundant Universal LCPU




Ⓢ : Data to be written into the table or the number of the device where the data is stored (BIN 16 bits)  
 Ⓣ : Head number of the table (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○			○			○	—
Ⓣ	—	○			—			—	—

### Function

- Stores the 16-bit data designated by Ⓢ in the data table designated by Ⓣ. The number of data blocks stored in the table is stored at Ⓣ, and the data designated by Ⓢ is stored in sequence from Ⓣ+1.



- The first time the FIFW instruction is executed, any values designated by Ⓣ device should be cleared.
- The number of data blocks to be written in the data table and the data table range should be controlled by the user. [See Program Example (2)]



### Operation Error

- In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.



Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The data table range exceeds the range of the corresponding device at the execution of the FIFW instruction.	○	○	○	○	○	○

# Program Example

(1) The following program stores the data at D0 to the data table following R0 when X10 is turned ON.



(2) The following program stores the data at X20 to X2F to data table of D38 to D44 table when X1B is turned ON, and, if there are more than 6 data blocks to be stored, turns Y60 ON and disables the FIFW instruction.



## 7.7.2 FIFR, FIFRP

Basic High performance Process Redundant Universal LCPU




Ⓢ : Head number of the devices where the data read from the table will be stored (BIN 16 bits)  
 Ⓣ : Head number of the table (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○			—
Ⓣ	—	○				—			—

## Function

- (1) Stores the oldest data (D+1) input to the table designated by D at the device designated by S. After the execution of the FIFR instruction, the data in the table is all compressed up by one block.



- (2) Users should attempt to avoid executing the FIFR instruction if the value stored at D is 0. [See Program Example (1)]

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The FIFR instruction was executed when the value of D was 0.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>
4101	The data table range exceeded the range of the corresponding device at the execution of the FIFR instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>

## Program Example

- (1) The following program stores the R1 data from the table R0 to R7 at D0 when X10 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X10
1	AND<=	K1 R0
4	FIFRP	D0 R0
7	END	

[Operation]



- (2) The following program stores the data at D0 in the data table D38 to D43, and, when the table stores 5 data, stores the data at D39 of the data table in R0, when X1C is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X1C
1	FIFWP	D0 D38
4	LD=	D38 K5
7	FIFRP	R0 D38
10	END	

[Operation]



### 7.7.3 FPOP, FPOPP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where the data read from the table will be stored (BIN 16 bits)
- Ⓣ : Head number of the table (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small> G <small>0</small>	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	○		○			○			—
Ⓣ	—		○			—			—

### Function

- (1) Stores the newest data input to the table designated by Ⓣ at the device designated by Ⓢ. After the execution of the FPOP instruction, the device storing the data read by the FPOP instruction is reset to 0.



- (2) Perform interlock to avoid executing the FPOP instruction when the value stored at Ⓣ is 0. [See Program Example (1)]

7

7.7 Data Table Operation Instructions  
7.7.3 FPOP, FPOPP

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The FPOP instruction was executed when the value of Ⓣ was 0.	○	○	○	○	○	○
4101	The data table range exceeded the range of the corresponding device at the execution of the FPOP instruction.	○	○	○	○	○	○

## Program Example

(1) The following program stores the data stored last in the data table R0 to R7 at D0 when X10 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X10
1	AND<=	K1 D0
4	FPOPP	R0 D0
7	END	

[Operation]



(2) The following program stores the data at D0 in the data table D38 to D43 when X1C is turned ON, and when the number of data stores in the table reaches 5, turns X1D ON, and stores the data stored last in the data table to R0.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X1C
1	FIFWP	D0 D38
4	LD	X1D
5	AND=	D38 K5
8	FPOPP	R0 D38
11	END	


[Operation]





# 7.7.4 FDEL, FDELP, FINS, FINSP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where data to be inserted is stored (BIN 16 bits)  
Head number of the devices where the data to be deleted will be stored (BIN 16 bits)
- Ⓓ : Head number of the table (BIN 16 bits)
- n : Location on the table where data is inserted/deleted (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○		—	—
Ⓓ	—	○				—		—	—
n	○	○				○		○	—

## Function


### FDEL

- (1) Deletes the nth block of data from the data table designated by Ⓓ, and stores it at the device designated by Ⓢ. After the execution of the FDEL instruction, the data in the table following the deleted block is compressed forward by one block.



### FINS

- (1) Inserts the 16-bit data designated by Ⓢ at the nth block of the data table designated by Ⓓ. After the execution of the FINS instruction, the data in the table following the inserted block is all dropped one position.



7

7.7 Data Table Operation Instructions  
7.7.4 FDEL, FDELP, FINS, FINSP

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The FDEL or FINS instruction was executed when n = 0. The FDEL instruction was executed when the value of $\text{Ⓢ}$ was 0.	○	○	○	○	○	○
4101	The Nth position from $\text{Ⓢ}$ is larger than the number of data storage at the execution of the FDEL instruction. The Nth position from $\text{Ⓢ}$ is larger than the "number of data storage + 1" at the execution of the FINS instruction. The value of n in the case of the FDEL, FINS instruction exceeds the device range of the table $\text{Ⓢ}$ . The data table range exceeded the range of the corresponding device at execution of the FDEL or FINS instruction.	○	○	○	○	○	○

## Program Example

(1) The following program deletes the second data from the table R0 to R7 and stores the deleted data at D0 when X10 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X10
1	FDELP	D0 R0 K2
5	END	

[Operation]



(2) The following program inserts the data at D0 into the third position at the table R0 to R7 when X10 is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X10
1	FINSP	D0 R0 K3
5	END	


[Operation]



# 7.8 Buffer memory access instruction

## 7.8.1 FROM, FROMP, DFRO, DFROP

Basic High performance Process Redundant Universal LCPU



n1 : Head I/O number of an intelligent function module (BIN 16 bits) \*1  
 n2 : Head address of the buffer memory where data to be read is stored (BIN 16 bits)  
 (D) : Head number of the devices where the read data will be stored (BIN 16/32 bits)  
 n3 : Number of data blocks to be read (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U\G	Zn	Constants K, H	Other U
	Bit	Word		Bit	Word				
n1		○				○			○
n2		○				○			—
(D)		○				—			—
n3		○				○			—

\*1: Specified with the upper three digits when the head I/O number is expressed in 4 hexadecimal digits.

### Function


#### FROM

(1) Reads the data in n3 words from the buffer memory address designated by n2 of the intelligent function module designated by n1, and stores the data into the area starting from the device designated by (D).



#### DFRO

(1) Reads the data in (n3 × 2) words from the buffer memory address designated by n2 of the the intelligent function module designated by n1, and stores the data into the area starting from the device designated by (D).



#### Point

Data read from intelligent function modules is also possible with the use of an intelligent function module device. For the intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
1402	An error has been detected in an intelligent function module at the execution of the instruction.	○	○	○	○	○	○
1412	There has been no exchange of signals with an intelligent function module at the execution of the instruction.	○	○	○	○	○	○
2110	The I/O number specified in n1 is not for the intelligent function module.	○	○	○	○	○	○
4101	The range of n3 points (2 × n3 points for the DFRO) from the device specified in Ⓓ exceeds the specified device range. The address specified in n2 is outside the buffer memory range.	○	○	○	○	○	○

## Program Example

- (1) The following program reads CH1 digital output value of the Q68ADV at I/O numbers 040 to 04F to D0 when X0 is turned on (reads data by one word from the buffer memory address 11).

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	FROMP	H4 K11 D0 K1
6	END	

- (2) The following program reads the current feed value of axis 1 of the QD75P4 at I/O numbers 040 to 05F to D0 and D1 when X0 is turned on (reads data by two words from the buffer memory address 800).

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	DFROP	H4 K800 D0 K1
6	END	


**Remark**

1. The value of n1 is specified by the upper 3 digits of hexadecimal 4 digits which represent the head I/O number of an intelligent function module.

QCPU




LCPU



2. QCPU and LCPU establishes the automatic interlock of the FROM/DFRO instructions.

## 7.8.2 TO, TOP, DTO, DTO

Basic High performance Process Redundant Universal LCPU



- n1 : Head I/O number of an intelligent function module (BIN 16 bits) \*1
- n2 : Head address of the area where data is written (BIN 16 bits)
- (S) : Data to be written or head number of the devices where the data to be written is stored (BIN 16/32 bits)
- n3 : Number of data blocks to be written (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J:G:O		U:G:O	Zn	Constants K, H	Other U
	Bit	Word		Bit	Word				
n1		○			○			○	○
n2		○			○			○	—
(S)		○			—			○	—
n3		○			○			○	—

\*1: Specified with the upper three digits when the head I/O number is expressed in 4 hexadecimal digits.


# Function

## TO

Writes the data stored in  $n3$  points starting from the device designated by  $\textcircled{S}$  into the area starting from buffer memory address designated by  $n2$  of the intelligent function module designated by  $n1$ .




When a constant is designated to  $\textcircled{S}$ , writes the same data (value designated to  $\textcircled{S}$ ) to the area of  $n3$  words starting from the specified buffer memory. ( $\textcircled{S}$  can be designated in the following range:  $-32768$  to  $32767$  or  $0_H$  to  $FFFF_H$ .)




## DTO

Writes the data stored in  $n3 \times 2$  points starting from the device designated by  $\textcircled{S}$  into the area starting from buffer memory address designated by  $n2$  of the intelligent function module designated by  $n1$ .



When a constant is designated to  $\textcircled{S}$ , writes the same data (value designated to  $\textcircled{S}$ ) to the area of  $n3 \times 2$  words starting from the specified buffer memory. ( $\textcircled{S}$  can be designated in the following range:  $-2147483648$  to  $2147483647$  or  $0_H$  to  $FFFFFFFF_H$ .)



### Point

Data write to intelligent function modules is also possible with the use of an intelligent function module device. For the intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

7

7.8 Buffer memory access instruction  
7.8.2 TO, TOP, DTO, DTO

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
1402	An error has been detected in an intelligent function module at the execution of the instruction.	○	○	○	○	○	○
1412	There has been no exchange of signals with an intelligent function module at the execution of the instruction.	○	○	○	○	○	○
2110	The I/O number specified in n1 is not for the intelligent function module.	○	○	○	○	○	○
4101	The range of n3 points ( $2 \times n3$ points for the DTO) from the device specified in ⑤ exceeds the specified device range.	○	○	○	○	○	○

## Program Example

- (1) The following program sets "A/D conversion disabled" to the CH1 and CH2 of the Q68ADV at I/O numbers 040 to 04F when X0 is turned on (writes "3" to the buffer memory address 0).

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	TOP	H4 K0 K3 K1
6	END	

- (2) The following program zeroes the positioning address/movement amount of axis 1 of the QD75P4 at I/O numbers 040 to 05F when X0 is turned on (writes 0 to the buffer memory addresses 2006 and 2007).

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	DTOP	U4 K2006 K0 K1
7	END	




**Remark**

1. The value of n1 is specified by the upper 3 digits of hexadecimal 4 digits which represent the head I/O number of an intelligent function module.

QCPU




LCPU



2. QCPU and LCPU establish the automatic interlock of the TO/DTO instructions.

# 7.9 Display instructions

## 7.9.1 PR



Ⓢ : ASCII code or head number of the devices where the ASCII code is stored (character string)  
 Ⓣ : Head number of the output module to which the ASCII code will be output (bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	△*1					○	○	—
Ⓣ	○ (Only Y)	—					○	—	—

\*1: Local devices and the file registers set for individual programs cannot be used.


### Function

- Outputs ASCII code stored in the device specified by Ⓢ or ASCII code stored in the area starting from the device number to an output module specified by Ⓣ. The number of characters output differs according to the ON/OFF status of SM701 (number of output characters selection).
  - If SM701 is ON, characters 8 points (16 characters) from the device designated by Ⓢ will be the target of the operation.

Device where ASCII code is stored




- (b) If SM701 is OFF, everything from the device designated by  $\textcircled{S}$  to the  $00_{\text{H}}$  code will be the target of the operation.



- (2) The number of points used by the output module is 10 points from the Y address designated by  $\textcircled{D}$ .
- (3) Output signals from the output module are transmitted at the rate of 30 ms per character.  
For this reason, the time required to the completion of the transmission of the designated number of characters (n) will be  $30 \text{ ms} \times n$  (ms).

At 10 ms interrupt intervals, the PR instruction executes data output, strobe signal ON, and strobe signal OFF. The other instructions are executed continuously during a period between the above processings.



- (4) In addition to the ASCII code, the output module also outputs a strobe signal (10 ms ON, 20 ms OFF) from the  $\textcircled{D} + 8$  device.
- (5) Following the execution of the PR instruction, the PR instruction execution flag ( $\textcircled{D} + 9$  device) remains ON until the completion of the transmission of the designated number of characters.
- (6) The PR and PRC instructions can be used multiple times, but it is preferable to establish an interlock with the PR instruction execution flag ( $\textcircled{D} + 9$  device) so that they will not be ON simultaneously.
- (7) If the contents of the device in which ASCII codes are stored changes during the ASCII code output, the modified data after change will be output.

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	When SM701 is OFF, there is no $00_{\text{H}}$ code within the device range specified in $\textcircled{S}$ .	—	○	○	—	—	—

## Program Example

- (1) The following program converts the string "ABCDEFGHGIJKLMNOP" to ASCII code when X0 is turned ON and stores it from D0 to D7, and then outputs the ASCII code at D0 to D7 to Y14 to Y1D when X3 is turned ON.



[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	SMOV	"ABCDEFGH" D0
8	SMOV	"IJKLMNOP" D4
15	MOVP	K0 D8
17	LD	X3
18	PR	D0 Y14
21	END	

[Timing Chart]



### 7.9.2 PRC



Ⓢ : Head number of the device which prints the comment (Device name)

Ⓣ : Head number of the output module which outputs the comment (bits)

Setting Data	Internal Devices		R, ZR	J:G:O		U:G:O	Zn	Constants	Other P, I, J, U
	Bit	Word		Bit	Word				
Ⓢ	○		○				—	—	○
Ⓣ	○ (Only Y)		—				—	—	—


# Function

(1) Outputs comment (ASCII code) at device designated by (S) to output module designated by (D).


The number of characters output differs according to the ON/OFF status of SM701.

- When SM701 is OFF: Comment is 32 characters
- When SM701 is ON : Comment is the upper 16 characters

The number of points used by the output module is 10 points from the Y address designated by (D).




[Timing Chart]



(2) Output signals from the output module are transmitted at the rate of 30 ms per character.  
 For this reason, the time required to the completion of the transmission of the designated number of characters will be  $30 \text{ ms} \times n \text{ (ms)}$ .

At 10ms interrupt intervals, the PRC instruction executes data output, strobe signal ON, and strobe signal OFF. The other instructions are executed continuously during a period between the above processings.



- (3) In addition to the ASCII code, the output module also outputs a strobe signal (10 ms ON, 20 ms OFF) from the (D) + 8 device.
- (4) Following the execution of the PRC instruction, the PRC instruction execution flag ((D) + 9 device) remains ON until the completion of the transmission of the designated number of characters.
- (5) The PRC instruction can be used multiple times, but it is preferable to establish an interlock with the PRC instruction execution flag ((D) + 9 device) so that they will not be ON simultaneously.
- (6) If no comments have been registered at the device designated by (S), processing will not be performed.
- (7) When a comment is read, SM720 turns ON for one scan after the instruction is completed. SM721 turns ON during the execution of the instruction. The PRC instruction cannot be executed while SM721 is ON. If the attempt is made, no processing is performed.

**Point**

1. For device comments used with the PRC instruction, use comment files stored in the standard ROM or memory card. Comment files stored in the program memory cannot be used.
2. The comment file used by the PRC instruction is set at the "PLC File Setting" option in the PLC parameter dialog box. If no comment file has been set for use by the PLC file setting, it will not be possible to output device comments with the PRC instruction.
3. Do not execute the PRC instruction during an interrupt program. Otherwise, malfunction may occur.

## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The PRC instruction is executed while a comment is written during RUN.	—	○	○	—	—	—

## Program Example

(1) Program which outputs the comment of Y60 to Y30 to Y39 when X0 is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	ANI	Y39
2	PRC	Y60 Y30
5		<:y60="aa">
12	END	

### 7.9.3 LEDR



## Function

Resets the self-diagnosis error display so that annunciator display or operation can be continued.

With one execution of this instruction, either error display or annunciator is reset.

(1) Operation when self-diagnosis error is generated

(a) If the self-diagnosis error is one which allows continued operation.

If the self-diagnosis error being displayed is one that will allow continued operation of the CPU module, the "ERROR/ERR." LED or error indication is reset. It will be necessary to reset SM0, SM1, and SD0 at the user program, because they are not reset automatically.

Since the cause of the error displayed at this time has a higher priority over annunciator, no action for resetting the annunciator is taken.

(b) When a battery error is generated.

If the LEDR instruction is executed after the battery has been replaced, the "BAT. ARM/ BAT." LED at the front of the CPU module and the error display will be reset.

SM51 is also turned OFF at this time.

(2) Operations when an annunciator (F) is ON.

(a) When the CPU module has no LED display

The following operations will be conducted when the LEDR instruction is executed:


- 1) "USER" LED flickers, and is turned OFF
- 2) The annunciators (F) stored in SD62 and SD64 are reset, and the F numbers for SD65 to SD79 are moved up.
- 3) The data newly stored at SD64 is transmitted to SD62.
- 4) The data at SD63 is decremented by -1. However, if SD63 is 0, it remains 0.



(b) For CPUs with an LED display at the front

The following operations will be conducted when the LEDR instruction is executed:

- 1) The F number being displayed at the front of the CPU module will be reset.
- 2) "USER" LED flickers, and is turned off.
- 3) The annunciators (F) stored in SD62 and SD64 are reset, and the F numbers for SD65 to SD79 are compressed forwards.
- 4) The data newly stored at SD64 is transmitted to SD62.
- 5) The data at SD63 is decremented by -1. However, if SD63 is 0, it remains 0.
- 6) The F number being stored at SD62 is displayed at the LED display. However, if the value of SD63 is 0, nothing will be displayed.





## Remark


1. The defaults for the error item numbers set in special registers SD207 to SD209 and order of priority are given in the table below:

Priority	Factor number (Hexadecimal)	Meaning	Remarks
1	1	AC DOWN SINGLE PS.DOWN SINGLE PS.ERROR	Power supply cut Redundant base unit power supply voltage drop (QCPU only) Redundant power supply module fault (QCPU only)
2	2	UNIT VERIFY ERR. FUSE BREAK OFF SP. UNIT ERROR SP. UNIT DOWN	I/O module verify error (QCPU only) Blown fuse (QCPU only) Special function module verify error (QCPU only) Intelligent function module verification error Intelligent function module error (LCPU only)
3	3	OPERATION ERROR LINK PARA.ERROR SFCP OPE. ERROR SFCP EXE. ERROR REMOTE PASS.FAIL SNTP OPE.ERROR	[Operation Errors] Link parameter error (QCPU only) SFC instruction operation error (QCPU only) SFC program execution error (QCPU only) Remote password error (LCPU only) SNTP error (LCPU only)
4	4	ICM.OPE ERROR FILE OPE. ERROR EXTEND INST. ERROR OPE. MODE DIFF. CAN'T EXE.MODE TRK.TRANS.ERR. TRK.SIZE ERROR TRK.DISCONNECT FLASH ROM ERROR	Memory card operation error File access error Extend instruction error (QCPU only) Operation status, switch mismatch (QCPU only) Current mode-time function execution disabled (QCPU only) Tracking data transmission error (QCPU only) Tracking capacity excess error (QCPU only) Tracking cable not connected, failure (QCPU only) Flash ROM access count exceeded error (LCPU only)
5	5	PRG.TIME OVER	Constant scan setting time over error Low speed execution monitoring time over error (QCPU only)
6	6	CHK instruction	—
7	7	Annunciators	—
8	8	LED instruction	—
9	9	BATTERY ERR.	—
10	A	Clock data	—
11	B	CAN'T SWITCH STANDBY SYS.DOWN MEM.COPY EXE.	System switching error (QCPU only) Standby system not started/stop error (QCPU only) Memory copy function executed (QCPU only)
12	C	DISPLAY ERROR	Display unit error (LCPU only)

2. If the highest priority is given to the annunciator, it can be reset with priority by the LEDR instruction. (Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU)

# 7.10 Debugging and failure diagnosis instructions

## 7.10.1 CHKST, CHK




Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

### Function


#### CHKST

- (1) The CHKST instruction is the instruction that starts the CHK instruction.  
 If the command for the CHKST instruction is OFF, execution jumps from the CHK instruction to the next instruction.  
 If the command for the CHKST instruction is ON, the CHK instruction is executed.




#### CHK


- (1) The CHK instruction is the instruction used for the bidirectional operation as shown on the following page to confirm the nature of the system failure.
  - (a) When the CHK instruction is executed, a failure diagnosis check is conducted with the designated check conditions, and if a failure is detected, SM80 is turned ON, and the failure number is stored at SD80 as a BCD value. The error code "9010" will be returned if a failure is detected. The contact number where the failure was discovered is stored at the upper 3 digits of SD80 (see Page 442, Section 7.10.1 (3)), and the coil number where the failure was detected (see Page 442, Section 7.10.1 (2)) is stored at the lower 1 digit of SD80.



- (b) The contact instruction prior to the CHK instruction does not control the execution of the CHK instruction, but rather sets the check conditions.




- (c) A ladder such as the one shown below can be created to perform a cycle time over check for the system shown above:




- (d) The following points should be taken into consideration when creating a ladder for use with the CHK instruction:
- 1) The contact numbers for the advance edge detection sensor and the retract edge detection sensor (X□) must always be continuous. Further, the contact number (X□) for the advance edge detection sensor should be lower than that for the retract edge.
  - 2) Controls for the advance edge detection sensor contact number (X□) and output with the identical number (Y□)\*1 are as follows:  
When advance operation is in progress.....turn ON  
When retract operation is in progress.....turn OFF

\*1: Output (Y□) is treated as an internal relay, and cannot be output to an external device.

(2) Depending on the designated contact, the CHK instruction undergoes processing identical to that shown for the ladder below:



(3) Numbers 1 to 150 from the vertical bus on the left side have been allocated as contact numbers during failure detection.



(4) Reset SM80 and SD80 prior to forcing the execution of the CHK instruction.

After the execution of the CHK instruction, it cannot be performed once again until SM80 and SD80 have been reset. (The contents of SM80 and SD80 will be preserved until reset by user.)

(5) A CHKST instruction must be placed before the CHK instruction.

An error will be returned if an instruction other than the LD, LDI, AND or ANI instruction is used between the CHK instruction and the CHKST instruction.

(Error code: 4235)

(6) The CHK instruction can be written at any step of the program.


However, there is a limit in the number of uses of the CHK instruction.

- Can be used up to two places in all program files being executed.
- Can be used only one place in a single program file.

An error will be returned if the CHK instruction is used exceeding the number of uses specified above.

(Error code: 4235)

- (7) Place LD and AND instructions prior to the CHK instruction to establish a check condition. Check conditions cannot be set using other contact instructions. If a check condition has been set with LDI or ANI, the processing for the check condition they specify will not be conducted. However, contact numbers during failure detection can also be allocated to the LDI and ANI instructions.



- (8) The failure detection method differs according to whether SM710 is ON or OFF.
  - (a) If SM710 is OFF, checks will be conducted of coil numbers 1 to 6 for each contact successively. When the CHK instruction is executed, checks will be in order from coil No. 1 of contact No. 1, through coil No. 6, then move on to contact No. 2 and check the coils in order from No. 1. The CHK instruction will be completed when coil No. 6 from contact No. n has been checked.
  - (b) If SM710 is ON, checks will be conducted of contact numbers 1 through n, in coil number order. When the CHK instruction is executed, checks will begin with the ladder for coil No. 1, in order from contact No. 1 until contact No. n, then move on to the coil No. 2 ladder and begin from contact No. 1. The CHK instruction will be completed when a check has been made through contact No. n of coil No. 6.
- (9) If more than one failure is detected, the number of the first failure detected will be stored. Failure numbers detected after this will be ignored.
- (10) The CHK instruction cannot be used by a low speed execution type program. If a low speed execution type program has been set in a program file containing the CHK instruction, an operation error will be returned, and the CPU module operation will be suspended.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4235	There is a parallel ladder. There is an NOP instruction. There are more than 150 contact instructions. A CHK instruction is not executed after the CHKST instruction. The CHK instruction is executed when no CHKST instruction has been executed. The CHKST and CHK instruction are used in a low speed execution type program. There is an instruction other than the LD, LDI, AND or ANI instruction between the CHK instruction and the CHKST instruction. The CHK instruction is used on three or more points in all of the program files being executed. The CHK instruction is used on two more points a single program file.	—	○	○	○	—	—

# 7.10.2 CHKCIR, CHKEND



1 When the GX Developer is used (High Performance model QCPU/Process CPU/Redundant CPU)



Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

## Function

### CHKCIR, CHKEND

- The check ladder pattern that will be used in the CHK instruction can be updated to any format desired. The actual failure checks are conducted with the CHKST and CHK instructions.
- Failure checks are conducted according to the check conditions designated by the CHK instruction and the ladder pattern described between the CHKCIR and CHKEND instructions.

**Remark**

Refer to Page 440, Section 7.10.1 for more information on the CHKST and CHK instructions.

**Point**

To change the check format of the CHK instruction using the CHKCIR to CHKEND instructions, the user should create a ladder with index modification (Z0).

- The device numbers indicated at check conditions (X2 and X8 in the figure below) will assume index modification values for the individual device numbers (with the exception of annunciators (F)) described in the ladder patterns.

**Example**


X10 in the in the figure below would be as follows:

When corresponding to check condition X2 Processing performed by.....X12  
 When corresponding to check condition X8 Processing performed by.....X18

However, the order in which failure detection is executed differs depending on whether SM710 is ON or OFF.


1) If SM710 is OFF, checks will be conducted of coil numbers 1 through the end for each contact successively.

[Ladder designated by CHKCIR to CHKEND] [Order of check by CPU module]



2) If SM710 is ON, checks will be conducted of contact numbers 1 through the end, in coil number order.


[Ladder designated by CHKCIR to CHKEND] [Order of check by CPU module]



- (b) Failure checks check the ON/OFF status of OUT F[ ] by using the ladder pattern in the various check conditions. In all check conditions, SM80 will be turned ON if even one of the OUT F[ ] is ON in a ladder pattern. Further, the error numbers (contact numbers and coil numbers) corresponding to the OUT F[ ] which were found to be ON will be stored from SD80 in BCD order.
- (c) The instructions that can be used in ladder patterns are as follows:  
Contacts.....LD, LDI, AND, ANI, OR, ORI, ANB, ORB, MPS, MPP, MRD, and comparative operation instructions  
Coil.....OUT F[ ]
- (d) The following devices can be used for ladder pattern contacts:  
Input (X), Output (Y)
- (e) Only annunciators (F) can be used in ladder pattern coils. However, since annunciators (F) are used as a dummy, any value can be set for an annunciator (F). Further, they can overlap with no difficulties.
- (f) ON/OFF controls can be performed without error if an annunciator (F) used during the execution of the CHK instruction has the same number as an annunciator (F) used in some other context than the CHK instruction. They will be treated differently during the CHK instruction than they are in the different context.

## CHKCIR, CHKEND

- (g) The annunciators (F) used in the CHK instruction do not actually turn ON/OFF. Even when they are monitored from an external device, the ON/OFF status cannot be checked.
  - (h) A ladder pattern can be created up to 256 steps.  
Further, OUT F[ ] can use up to 9 coils.
- (3) Coil numbers for ladders designated with the CHKCIR through CHKEND instructions are allocated coil numbers from 1 to 9, from top to bottom.



- (4) The CHKCIR and CHKEND instructions can be written at any step in the program desired.  
It can be used in up to two locations in all program files being executed.  
However, the CHKCIR and CHKEND instructions cannot be used in more than 1 location in a single program file.
- (5) The CHKCIR and CHKEND instructions cannot be used in low speed execution type programs.  
If a program file in which the CHKCIR or CHKEND instruction is described is set as a low speed execution type program, an operation error will occur, and the High Performance model QCPU/Process CPU/Redundant CPU operation will be suspended.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4230	The CHKEND instruction is not executed after the CHKCIR instruction. The CHKEND instruction is executed when no CHKCIR instruction has been executed.	—	○	○	○	—	—
4235	The CHKCIR or CHKEND instruction appears three or more times in all program files. The CHKCIR or CHKEND instruction appears two or more times in a single program file. The CHKST and CHK instruction are used in a low speed execution type program. There are 10 or more F instances in a ladder pattern. The ladder pattern has 257 or more steps. The device has been encountered which cannot be used in a ladder pattern. Index modification has been conducted on the ladder pattern device.	—	○	○	○	—	—



# 7.11 Character string processing instructions

## 7.11.1 BINDA, BINDAP, DBINDA, DBINDAP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ : BIN data to be converted to ASCII (BIN 16/32 bits)
- Ⓧ : Head number of the devices where the conversion result will be stored (character string)

Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small> G <small>0</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○			—
Ⓧ	—	○				—			—


### Function

#### BINDA

- (1) Converts the individual digit numbers of decimal notation of the BIN 16-bit data designated by Ⓢ into ASCII codes, and stores the results into the area starting from the device designated by Ⓧ.



For example, if -12345 has been designated at Ⓢ, the following will be stored from Ⓧ onward:




- (2) The BIN data designated at Ⓢ can be in the range from -32768 to 32767.
- (3) The operation results stored at Ⓧ are as follows:
  - (a) The sign "20<sub>H</sub>" will be stored if the BIN data is positive, and the sign "2D<sub>H</sub>" will be stored if it is negative.
  - (b) The sign "20<sub>H</sub>" will be stored for the leading zeros of effective digits. (Zero suppression is conducted.)
 

$$\begin{array}{cccc} 0 & 0 & 3 & 2 & 5 \\ \uparrow & & & & \\ \text{Number of significant digits} & & & & \end{array}$$


20<sub>H</sub> is set
  - (c) The storage of data at devices specified by Ⓧ+3 differs depending on the ON/OFF status of SM701 (output number of characters conversion signal).
    - When SM701 is OFF.....Stores "0"
    - When SM701 is ON .....Does not change

## DBINDA

- (1) Converts the individual digit numbers of decimal notation of the BIN 32-bit data designated by (S) into ASCII codes, and stores the results into the area starting from the device designated by (D).



For example, if the value -12345678 has been designated by (S), the following would be stored into the area starting from (D):



- (2) BIN data designated by (S) can be between -2147483648 to 2147483647.
- (3) The operations results stored at (D) will be stored in the following way:
- The sign "20<sub>H</sub>" will be stored if the BIN data is positive, and the sign "2D<sub>H</sub>" will be stored if it is negative.
  - The sign "20<sub>H</sub>" will be stored for the leading zeros of effective digits. (Zero suppression is conducted.)  

$$\underbrace{0012034560}_{20_{\text{H}} \text{ Number of significant digits}}$$
  - The data stored at the upper 8 bits of the device designated by (D)+5 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).  
 When SM701 is OFF.....Stores "0"  
 When SM701 is ON..... Stores "20<sub>H</sub>"

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the device specified in (D) exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following example program uses the PR instruction to output the 16-bit BIN data W0 value by decimal to Y40 to Y48 as ASCII.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	RST	SM701
2	BINDAP	W0 D0
5	LD	X0
6	PR	D0 Y40
9	END	

[Operation]


Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, the PR instruction will output ASCII code until 00<sub>H</sub> is encountered.



- (2) The following program uses the PR instruction to output the decimal value of the 32-bit BIN data at W10 and W11 in ASCII code to Y40 to Y48.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	RST	SM701
2	DBINDAP	W10 D0
5	LD	X0
6	PR	DO Y40
9	END	

[Operation]


Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, the PR instruction will output ASCII code until 00<sub>H</sub> is encountered.



## 7.11.2 BINHA, BINHAP, DBINHA, DBINHAP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ : BIN data to be converted to ASCII (BIN 16/32 bits)
- Ⓣ : Head number of the devices where the conversion result will be stored (character string)

Setting Data	Internal Devices		R, ZR	J <small>0</small> V <small>0</small>		U <small>0</small> G <small>0</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○			—
Ⓣ	—	○				—			—


## Function

### BINHA

- (1) Converts the individual digit numbers of hexadecimal notation of the BIN 16-bit data designated by (S) into ASCII codes, and stores the results into the area starting from the device designated by (D).




For example, if 02A6<sub>H</sub> has been designated by (S), it will be stored as follows:(D)




- (2) The BIN data designated by (S) can be in the range from 0<sub>H</sub> to FFFF<sub>H</sub>.
- (3) The operation results stored at (D) are processed as 4-digit hexadecimal values. For this reason, zeros which are significant digits on the left side of the value are processed as "0". (No zero suppression is conducted.)
- (4) The data to be stored at the device designated by (D)+2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).  
 When SM701 is OFF.....Stores "0"  
 When SM701 is ON.....Does not change

### DBINHA

- (1) Converts the individual digit numbers of hexadecimal notation of the BIN 32-bit data designated by (S) into ASCII codes, and stores the results into the area starting from the device designated by (D).



For example, if the value 03AC625E<sub>H</sub> has been designated by (S), it would be stored following (D) in the following manner:



- (2) The BIN data designated by (S) can be in the range from 0<sub>H</sub> to FFFFFFFF<sub>H</sub>.
- (3) The operation results stored at (D) are processed as 8-digit hexadecimal values. For this reason, zeros which are significant digits on the left side of the value are processed as "0". (No zero suppression is conducted.)
- (4) The data to be stored at the device designated by (D)+2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).  
 When SM701 is OFF.....Stores "0"  
 When SM701 is ON.....Does not change

## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the device specified in ④ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program uses the PR instruction to output the hexadecimal value of the 16-bit BIN data at W0 in ASCII code to Y40 to Y48.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	RST	SM701
2	BINHAP	W0 DO
5	LD	X0
6	PR	DO Y40
9	END	

[Operation]


Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, The PR instruction will output ASCII code until 00<sub>H</sub> is encountered.



(2) The following program uses the PR instruction to output the hexadecimal value of the 32-bit BIN data at W10 and W11 to Y40 to Y48.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	RST	SM701
2	DBINHAP	W10 DO
5	LD	X0
6	PR	DO Y40
9	END	

[Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, The PR instruction will output ASCII code until 00<sub>H</sub> is encountered.




7

7.11 Character string processing instructions  
7.11.2 BINHA, BINHAP, DBINHA, DBINHAP

# 7.11.3 BCDDA, BCDDAP, DBCDDA, DBCDDAP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ : BCD data to be converted to ASCII (BCD 4 digits/8 digits)
- Ⓓ : Head number of the devices where the conversion result will be stored (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○			—
Ⓓ	—	○				—			—


## Function

### BCDDA


- (1) Converts the individual digit numbers of hexadecimal notation of the BCD 4-digit data designated by Ⓢ into ASCII codes, and stores the results into the area starting from the device designated by Ⓓ.



For example, when "9105" is designated for Ⓢ, the results of the operation are stored into the area starting from Ⓓ in the following manner:



- (2) The BCD data designated by Ⓢ can be in the range of from 0 to 9999.
- (3) The results of calculation stored in the device Ⓓ. All zeros on the left side of the "Number of significant digits" are zero-suppressed.




- (4) The data to be stored at the device designated by Ⓓ+2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF.....Stores "0"


When SM701 is ON.....Does not change

**DBCDDA**


- (1) Converts the individual digit numbers of hexadecimal notation of the BCD 8-digit data designated by (S) into ASCII codes, and stores the results into the area starting from the device designated by (D).



For example, if the value 01234056 is designated by (S), the operation result would be stored following (D) in the following manner:



- (2) The BCD data designated by (S) can be in the range of 0 to 99999999.  
 (3) The results of calculation stored in the device (D). All zeros on the left side of the "Number of significant digits" are zero-suppressed.



- (4) The data to be stored at the device designated by (D)+4 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).  
 When SM701 is OFF.....Stores "0"  
 When SM701 is ON.....Does not change

**Operation Error**


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	During the operation of the BCDDA instruction, the data of (S) is other than 0 to 9999. During the operation of the DBCDDA instruction, the data of (S) is other than 0 to 99999999.	—	○	○	○	○	○
4101	The range of the device specified in (D) exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program uses the PR instruction to convert BCD 4-digit data (the value at W0) to decimal, and outputs it in ASCII format to Y40 to Y48.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	RST	SM701
2	BCDDAP	W0 D0
5	LD	X0
6	PR	D0 Y40
9	END	

[Operation]


Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.

Because SM701 is OFF, The PR instruction will output ASCII code until 00<sub>H</sub> is encountered.



- (2) The following program uses the PR instruction to convert BCD 8-digit data (the values at W10 and W11) to decimal, and outputs it in ASCII format to Y40 to 48.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	RST	SM701
2	DBCDDAP	W10 D0
5	LD	X0
6	PR	D0 Y40
9	END	

[Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.


Because SM701 is OFF, The PR instruction will output ASCII code until 00<sub>H</sub> is encountered.





# 7.11.4 DABIN, DABINP, DDABIN, DDABINP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ : ASCII data to be converted to BIN value or head number of the devices where the ASCII data is stored (character string)
- Ⓣ : Head number of the devices where the conversion result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—		○			—		○	—
Ⓣ	○		○					—	—


## Function

### DABIN

- (1) Converts decimal ASCII data stored into the area starting from the device number designated by Ⓢ into BIN 16-bit data, and stores it in the device number designated by Ⓣ.




For example, if the ASCII code "-25108<sub>H</sub>" is specified for the area starting from Ⓢ, the conversion result is stored at Ⓣ as shown below:



- (2) The ASCII data designated by from Ⓢ to Ⓢ+2 can be in the range of from -32768 to 32767
- (3) The sign "20<sub>H</sub>" will be stored if the BIN data is positive, and the sign "2D<sub>H</sub>" will be stored if it is negative. (If other than "20<sub>H</sub>" and "2D<sub>H</sub>" is set, it will be processed as positive data.)
- (4) ASCII code can be set for each position within the range from "30<sub>H</sub>" to "39<sub>H</sub>".
- (5) If the ASCII code set for individual positions is "20<sub>H</sub>" or "00<sub>H</sub>," it will be processed as "30<sub>H</sub>".

### DDABIN

- (1) Converts decimal ASCII data stored into the area starting from the device number designated by Ⓢ into BIN 32-bit data, and stores it in the device number designated by Ⓣ.




7

7.11 Character string processing instructions  
7.11.4 DABIN, DABINP, DDABIN, DDABINP

# DABIN, DABINP, DDABIN, DDABINP

For example, if the ASCII code of -1234543210<sub>H</sub> is designated for the area starting from  $\text{S}$ , the operation result would be stored at  $\text{D}+1$  and  $\text{D}$  in the following manner:



- The ASCII data designated by  $\text{S}$  to  $\text{S}+5$  can be in the range of from -2147483648 to 2147483647. Further, data stored at the upper bytes of  $\text{S}+5$  will be ignored.
- The sign "20<sub>H</sub>" will be stored if the BIN data is positive, and the sign "2D<sub>H</sub>" will be stored if it is negative. (If other than "20<sub>H</sub>" and "2D<sub>H</sub>" is set, it will be processed as positive data.)
- ASCII code can be set for each position within the range from "30<sub>H</sub>" to "39<sub>H</sub>".
- If the ASCII code set for individual positions is "20<sub>H</sub>" or "00<sub>H</sub>," it will be processed as "30<sub>H</sub>".


## Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The ASCII codes specified in $\text{S}$ to $\text{S}+5$ other than "30 <sub>H</sub> " to "39 <sub>H</sub> ", "20 <sub>H</sub> ", or "00 <sub>H</sub> ". The ASCII data specified in $\text{S}$ to $\text{S}+5$ is outside the following ranges: When the DABIN instruction is used.....-32768 to 32767 When the DDABIN instruction is used....-2147483648 to 2147483647	—	○	○	○	○	○
4101	The device specified in $\text{S}$ exceeds the range of the corresponding device.	—	—	—	—	○	○


## Program Example

- The following program converts the decimal, 5-digit ASCII data and sign set at D20 through D22 to BIN values, and stores the result at D0.



- (2) The following program converts the decimal, 10-digit ASCII data and sign set at D20 through D25 to BIN values and stores the result at D10 and D11.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	DDABINP	D20 D10
4	END	

[Operation]



### 7.11.5 HABIN, HABINP, DHABIN, DHABINP

Basic ~~High performance~~ Process Redundant Universal LCPU




- Ⓢ : ASCII data to be converted to BIN value or head number of the devices where the ASCII data is stored (character string)
- Ⓣ : Head number of the devices where the conversion result will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						○	—
Ⓣ	○	○						—	—


## Function

### HABIN

- (1) Converts hexadecimal ASCII data stored in the area starting from the device number designated by Ⓢ into BIN 16-bit data, and stores it in the device number designated by Ⓣ.



For example, if the ASCII code of 5A8D<sub>H</sub> is designated for the area starting from Ⓢ, the operation result would be stored at Ⓣ in the following manner:




- (2) The ASCII data designated by Ⓢ to Ⓢ+1 can be in the range of from 0000<sub>H</sub> to FFFF<sub>H</sub>.
- (3) The ASCII codes can be in the range of "30<sub>H</sub>" to "39<sub>H</sub>" and from "41<sub>H</sub>" to "46<sub>H</sub>".

7


7.11 Character string processing instructions  
7.11.5 HABIN, HABINP, DHABIN, DHABINP

## DHABIN

- (1) Converts hexadecimal ASCII data stored in the area starting from the device number designated by  $\textcircled{S}$  into BIN 32-bit data, and stores it in the device number designated by  $\textcircled{D}$ .



For example, if the ASCII code of 5CB807E1<sub>H</sub> is designated for the area starting from  $\textcircled{S}$ , the operation result would be stored at  $\textcircled{D}+1$  and  $\textcircled{D}$  in the following manner:



- (2) The ASCII data designated by  $\textcircled{S}$  to  $\textcircled{S}+3$  can be in the range of from 00000000<sub>H</sub> to FFFFFFFF<sub>H</sub>.  
 (3) The ASCII codes can be in the range of "30<sub>H</sub>" to "39<sub>H</sub>" and from "41<sub>H</sub>" to "46<sub>H</sub>".

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The ASCII codes specified in $\textcircled{S}$ to $\textcircled{S}+3$ are other than "30 <sub>H</sub> " to "39 <sub>H</sub> " and from "41 <sub>H</sub> " to "46 <sub>H</sub> ".	—	○	○	○	○	○
4101	The range of the device specified in $\textcircled{S}$ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program converts the hexadecimal, 4-digit ASCII data set at D20 and D21 to BIN data, and stores the result at D0.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	HABINP	D20 D0
4	END	

[Operation]



- (2) The following program converts the hexadecimal, 8-digit ASCII data set at D20 to D23 to BIN values, and stores the result at D10 and D11.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DHAB INP	D20 D0
4	END	

[Operation]



## 7.11.6 DABCD, DABCDP, DDABCD, DDABCDP




- Ⓢ : ASCII data to be converted to BCD value or head number of the devices where the ASCII data is stored (character string)
- Ⓣ : Head number of the devices where the conversion result will be stored (BCD 4 digits/8 digits)

Setting Data	Internal Devices		R, ZR	J <small>ON</small>		U <small>AG</small>	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						○	—
Ⓣ	○	○						—	—


### Function

#### DABCD

- (1) Converts decimal ASCII data stored in the area starting from device number designated by Ⓢ into 4-digit BCD data, and stores at device number designated by Ⓣ.




For example, if the ASCII code of 8765<sub>H</sub> is designated for the area starting from Ⓢ, the operation results would be stored at Ⓣ in the following manner:




- (2) The ASCII data designated by Ⓢ to Ⓢ+1 can be in the range of from 0 to 9999.
- (3) The ASCII code set at each digit can be in the range of from "30<sub>H</sub>" to "39<sub>H</sub>".
- (4) If ASCII code for individual digits is "20<sub>H</sub>" or "00<sub>H</sub>", it is processed as "30<sub>H</sub>".

## DDABCD

- (1) Converts decimal ASCII data stored in the area starting from the device designated by (S) to 8-digit BCD data, and stores it into the area starting from the device designated by (D).



For example, if the ASCII code of 87654321<sub>H</sub> is designated for the area starting from (S), the operation results would be stored at (D)+1 and (D) in the following manner:



- (2) The ASCII data designated at (S) to (S)+3 can be in the range of from 0 to 99999999.  
 (3) The ASCII code set at each digit can be in the range of from "30<sub>H</sub>" to "39<sub>H</sub>".  
 (4) If ASCII code for individual digits is from "20<sub>H</sub>" to "00<sub>H</sub>", it is processed as "30<sub>H</sub>".

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	A character other than 0 to 9 is put in the data of (S).	—	○	○	○	○	○
4101	The range of the device specified in (S) exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program converts the decimal ASCII data set from D20 to D22 to BCD 4-digit data, and outputs the results to Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	DABCDP	D20 K4Y40
4	END	

[Operation]



- (2) The following program converts the decimal ASCII data set at D20 to D23 into 8-digit BCD data, stores the result at D10 and D11, and also outputs it to from Y40 to Y5F.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DDABCDP	D20 D10
4	DMOV	D10 K8Y40
7	END	

[Operation]



## 7.11.7 COMRD, COMRDP




- Ⓢ : Head number of the devices where a comment to be read is stored (Device name)
- Ⓣ : Head number of the devices where the read comment will be stored (character string)


Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small> G <small>0</small>	Zn	Constants	Other BLIS, BL\TR, BL, P, I, J, U
	Bit	Word		Bit	Word				
Ⓢ	○	○		○			—		○
Ⓣ	—	○		—			—		—

### Function

- (1) Reads the comment at the device number designated by Ⓢ, and stores it as ASCII code in the area starting from the device number designated by Ⓣ.



For example, if the comment for the device designated by ⑤ were "NO. 1 LINE START," the operation results would be stored following ⑩ as follows:



- (2) If no comment has been registered for the device specified by ⑤ despite the fact that the comment range setting is made, all of the characters for the comment are processed as "20H" (space).
- (3) The device number plus 1 where the final character of ⑩ is stored differs depending on the ON/OFF status of SM701 (number of characters to output select signal).  
 When SM701 is OFF.....Does not change  
 When SM701 is ON.....Stores "0"
- (4) When a comment is read, SM720 turns ON for one scan after the instruction is completed.  
 SM721 turns ON during the execution of the instruction.  
 While SM721 is ON, the COMRD(P) instruction cannot be executed. If the attempt is made, no processing is performed.

### Point

1. For device comments used with the COMRD(P) instruction, use comment files stored in the standard ROM or memory card.  
 Comment files stored in the program memory cannot be used.
2. Set the comment file used for the COMRD(P) instruction in "PLC file setting" in the PLC parameter dialog box. If the comment file to be used is not set in the PLC file setting, device comments cannot be output with the COMRD(P) instruction.  
 When a comment file is set in the "PLC File" tab of the PLC Parameter dialog box, but the file does not exist at power-on or reset, "FILESET ERROR" (error code: 2400) will occur.
3. The COMRD(P) instruction cannot be executed during the interrupt program.  
 No operation if executed.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The comment is not registered to the device number specified by ⑤.	—	○	○	○	○	○
4101	The device number specified by ⑩ is not a word device.	—	○	○	○	○	○
	The range of the device specified by ⑩ exceeds the range of the corresponding device.	—	—	—	—	○	○



## Program Example

- (1) The following program stores the comments set at D100 into the area starting from W0 as ASCII when X1C is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X1C
1	RST	SM701
2	COMRDP	D100 WO
5	END	

[Operation]



## Caution

- The processing completes after several scans.
- The COMRD(P)/PRC instruction is not executed if the start signal (execution command) of the COMRD(P)/PRC instruction is turned ON before completion of the instruction (while SM721 is ON). Execute the COMRD(P)/PRC instruction when SM721 is OFF.
- Two or more file comments cannot be accessed simultaneously.
- The following instructions cannot be executed simultaneously because they use SM721 in common.

Instruction Name	ON During Execution	ON for One Scan After Completion	ON after Abnormal Completion
SP. FREAD SP. FWRITE	SM721	Designated by instruction.	(Device designated by instruction) + 1
PRC COMRD		SM720	None

- For the LCPU, when a comment file stored on an SD memory card is used, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

## 7.11.8 LEN, LENP




- Ⓢ : Character string or head number of the devices where the character string is stored (character string)  
 ⓓ : Number of the device where the length of detected character string will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						○	—
ⓓ	○	○						—	—


## Function

- (1) Detects length of character string designated by (S) and stores in the area starting from the device number designated by (D).

Processes the data from the device number designated by (S) to the device number storing "00<sub>H</sub>" as a character string.



For example, when the value "ABCDEFGH<sub>I</sub>" is stored in the area starting from (S), the value 9 is stored at (D).



## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	There is no "00 <sub>H</sub> " set within the range of the corresponding device after the device number specified in (S).	—	○	○	○	○	○

## Program Example

- (1) The following program outputs the length of the character string from D0 to Y40 to Y4F as BCD 4-digit values.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	LENP	D0 D10
4	BCD	D10 K4Y40
7	END	

[Operation]



# 7.11.9 STR, STRP, DSTR, DSTRP

Ver. Basic High performance Process Redundant Universal LCPU  
 • Basic model QCPU: The serial number (first five digits) is "04122" or later.




- Ⓢ1 : Head number of the devices where the digits numbers for the numerical value to be converted are stored (BIN 16 bits)
- Ⓢ2 : BIN data to be converted (BIN 16/32 bits)
- Ⓓ : Head number of the devices where the converted character string will be stored (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	○	○				○		—	—
Ⓢ2	○	○				○		○	—
Ⓓ	—	○				—		—	—

## Function

### STR


- (1) Adds a decimal point to the BIN 16-bit data designated by Ⓢ2 at the location designated by Ⓢ1, converts the data to character string data, and stores it in the area starting from the device number designated by Ⓓ.



- (2) The total number of digits that can be designated by Ⓢ1 is from 2 to 8.
- (3) The number of digits that can be designated by Ⓢ1+1 as a part of the decimal fraction is from 0 to 5. However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.
- (4) BIN data in the range between -32768 and 32767 can be designated at Ⓢ2.
- (5) After conversion, character string data is stored at the device number Ⓓ or later device number as indicated below:
  - (a) The sign "20<sub>H</sub>" (space) will be stored if the BIN data is positive, and the sign "2D<sub>H</sub>" (minus sign) will be stored if it is negative.


# STR, STRP, DSTR, DSTRP

- (b) If the setting for the number of digits after the decimal fraction is anything other than "0", "2E<sub>H</sub>" (.) will automatically be stored at the position before the first of the specified number of digits.




If the number of digits in the decimal fraction part of the number is "0", the ASCII code "2E<sub>H</sub>" (.) will not be stored.

- (c) If the total number of digits following the decimal fraction is greater than the number of BIN data digits, a zero will be added automatically and the number converted by shifting to the right, so that it would become "0.000000".



- (d) If the total number of digits excluding the sign and the decimal point is greater than the number of BIN data digits, "20<sub>H</sub>" (space) will be stored between the sign and the numeric value.




If the number of BIN digits is greater, an error will be returned.

- (e) The value "00<sub>H</sub>" is automatically stored at the end of the converted character string.


## DSTR

- (1) Adds a decimal point to the BIN 32-bit data designated by S<sub>1</sub> at the location designated by S<sub>2</sub>, converts the data to character string data, and stores it following the device number designated by D.




- (2) The total number of digits that can be designated by S<sub>1</sub> is from 2 to 13.  
 (3) The number of digits that can be designated by S<sub>1</sub>+1 as a part of the decimal fraction is from 0 to 10. However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.  
 (4) The BIN data that can be designated by S<sub>1</sub> and S<sub>2</sub>+1 is within the range of from -2147483648 to 2147483647.

- (5) After conversion, character string data is stored at the device number following ⑤ as indicated below:
- (a) The sign "20<sub>H</sub>" (space) will be stored if the BIN data is positive, and the sign "2D<sub>H</sub>" (minus sign) will be stored if it is negative.
  - (b) If the setting for the number of digits after the decimal fraction is anything other than "0", "2E<sub>H</sub>" (.) will automatically be stored at the position before the first of the specified number of digits.




If the number of digits in the decimal fraction part of the number is "0", the ASCII code "2E<sub>H</sub>" (.) will not be stored.

- (c) If the total number of digits following the decimal fraction is greater than the number of BIN data digits, a zero will be added automatically and the number converted by shifting to the right, so that it would become "0.0000054321".



- (d) If the total number of digits excluding the sign and the decimal point is greater than the number of BIN data digits, "20<sub>H</sub>" (space) will be stored between the sign and the numeric value.



If the number of BIN digits is greater, an error will be returned.

- (e) The value "00<sub>H</sub>" is automatically stored at the end of the converted character string.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	<p>The total number of digits specified by ⑤ is outside the following ranges:</p> <p>When the STR instruction is in use.....2 to 8</p> <p>When the DSTR instruction is in use...2 to 13</p> <p>The number of digits for a part of the decimal fraction specified by ⑥ +1 is outside the following ranges:</p> <p>When the STR instruction is in use.....0 to 5</p> <p>When the DSTR instruction is in use...0 to 10</p> <p>The relationship between the total number of digits specified by ⑤ and the number of digits in the decimal fraction specified by ⑥ +1 is not as follows :</p> <p>Total number of digits -3 ≧ Number of digits in the decimal fraction</p> <p>The number of digits specified by ⑤ is smaller than the number of digits of the BIN data + 2 specified by ⑥</p> <p>((Number of digits of ⑤ &lt; Number of digits of the BIN data at ② without a sign + number of digits of a sign (+ or -) + number of digits of decimal point (.)</p>	○	○	○	○	○	○
4101	The range of the devices that store the character string specified in ⑤ exceeds the range of the corresponding device.	○	○	○	○	○	○

## Program Example

- (1) The following program converts the BIN 16-bit data stored at D10 when X0 is turned ON in accordance with the digit designation of D0 and D1, and stores the result from D20 to D23.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	MOV P	K12672 D10
3	MOV P	K7 D0
5	MOV P	K1 D1
7	STR P	D0 D10 D21
11	END	

[Operation]



- (2) The following program converts the BIN 32-bit data stored at D10 and D11 when X0 is turned ON in accordance with the digit designation of D0 and D1, and stores the result at from D20 to D26.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	DMOV P	K12345678 D10
4	MOV P	K12 D0
6	MOV P	K9 D1
8	DSTR P	D0 D10 D20
12	END	


[Operation]



Ver. **Basic** **High performance** **Process** **Redundant** **Universal** **LCPU**

• Basic model QCPU: The serial number (first five digits) is "04122" or later.  
(Compatible GX Developer: Version 8.00A or later)

# 7.11.10 VAL, VALP, DVAL, DVALP



- Ⓢ : Character string to be converted to BIN data or head number of the devices where the character string is stored (character string)
- Ⓛ1 : Head number of the devices where the number of digits of the converted BIN data will be stored (BIN 16 bits)
- Ⓛ2 : Head number of the devices where the converted BIN data will be stored (BIN 16/32 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—
Ⓛ1	○	○				—		—	—
Ⓛ2	○	○				○		—	—

## Function


### VAL

- Converts character strings stored in the device numbers starting from that designated at Ⓢ to BIN 16-bit data, and stores the number of digits and BIN data in Ⓛ1 and Ⓛ2.

For conversions from character strings to BIN, all data from the device number designated by Ⓢ to the device number where "00<sub>H</sub>" is stored will be processed as character strings.



For example, if the character string "-123.45" is designated for the area starting from Ⓢ, the operation result would be stored at Ⓛ1 and Ⓛ2 in the following manner:



- The total number of characters that can be designated as a character string at Ⓢ is from 2 to 8.
- From 0 to 5 characters from the character string designated at Ⓢ can become the decimal fraction part. However, this number must not exceed the total number of digits minus 3.
- The range of the numerical character string that can be converted to BIN value is from -32768 to 32767, ignoring a decimal point.

Numerical value character strings, excluding the sign and the decimal point, can be designated only within the range from "30<sub>H</sub>" to "39<sub>H</sub>".

The value ignoring a decimal point means:

**Example** : "-12345.6" → "-123456"

# VAL, VALP, DVAL, DVALP

(5) The sign "20<sub>H</sub>" will be stored if the numerical value is positive, and the sign "2D<sub>H</sub>" will be stored if it is negative.


(6) "2E<sub>H</sub>" is set for the decimal point.

(7) The total number of digits stored at  $\textcircled{D1}$  amounts to all characters expressing numerical values (including signs and decimal points).

The characters following the decimal point stored at  $\textcircled{D1}+1$  include the number of characters from "2E<sub>H</sub>" (.) onward.

The BIN data stored at  $\textcircled{D2}$  is the character string ignoring the decimal point that has been converted to BIN data.


(8) In cases where the character string designated by  $\textcircled{S}$  contains "20<sub>H</sub>" (space) or "30<sub>H</sub>" (0) between the sign and the first numerical value other than "0", these "20<sub>H</sub>" and "30<sub>H</sub>" are ignored in the conversion into a BIN value.



## DVAL

(1) Converts the character string stored in the area starting from the device designated by  $\textcircled{S}$  to BIN 32-bit data, and stores the digits numbers and BIN data in  $\textcircled{D1}$  and  $\textcircled{D2}$ .

For conversions from character strings to BIN, all data from the device number designated by  $\textcircled{S}$  to the device number where "00<sub>H</sub>" is stored will be processed as character strings.



(2) The total number of characters in the character string indicated by  $\textcircled{S}$  is from 2 to 13.

(3) From 0 to 10 characters in the character string indicated by  $\textcircled{S}$  can be the decimal fraction part. However, this number must not exceed the total number of digits minus 3.

(4) The range of the numerical character string that can be converted to BIN value is from -2147483648 to 2147483647, excluding the decimal point.

Numerical value character strings, excluding the sign and the decimal point, can be designated only within the range from "30<sub>H</sub>" to "39<sub>H</sub>".

(5) The sign "20<sub>H</sub>" will be stored if the numerical value is positive, and the sign "2D<sub>H</sub>" will be stored if it is negative.

(6) "2E<sub>H</sub>" is set for the decimal point.


(7) The total number of digits stored at D1 amounts to all characters expressing numerical values (including signs and decimal points).

The characters following the decimal point stored at  $\textcircled{D1}+1$  include the number of characters from "2E<sub>H</sub>" (.) onward.

The BIN data stored at  $\textcircled{D2}$  is the character string ignoring the decimal point that has been converted to BIN data.



- (8) In cases where the character string designated by Ⓢ contains "20<sub>H</sub>" (space) or "30<sub>H</sub>" (0) between the sign and the first numerical value other than "0", these "20<sub>H</sub>" and "30<sub>H</sub>" are ignored in the conversion into a BIN value.




## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	<p>The number of characters in the character string specified by Ⓢ is outside the following ranges:</p> <p>When VAL instruction is in use.....2 to 8</p> <p>When DVAL instruction is in use.....2 to 13</p> <p>The number of characters in the decimal fraction portion of the character string specified by Ⓢ is outside the following ranges:</p> <p>When VAL instruction is in use.....0 to 5</p> <p>When DVAL instruction is in use.....0 to 10</p> <p>The total number of characters in the character string specified by Ⓢ and the number of characters in the decimal fraction part stand in a relationship that is outside the following ranges:</p> <p>Total number of characters -3 ≧ Number of characters in the decimal fraction part</p> <p>An ASCII code other than "20<sub>H</sub>" or "2D<sub>H</sub>" has been set for the sign.</p> <p>An ASCII code other than "30<sub>H</sub>" to "39<sub>H</sub>" or "2E<sub>H</sub>" (decimal point) has been set as a digit for one of the individual numbers.</p> <p>There has been more than one decimal points set in the value.</p> <p>The converted BIN value exceeds the following ranges:</p> <p>When the VAL instruction is in use.....-32768 to 32767</p> <p>When the DVAL instruction is in use.....-2147483648 to 2147483647</p>	○	○	○	○	○	○
4101	No "00 <sub>H</sub> " is set within the range from the device number specified by Ⓢ to the last device number of the corresponding device.	○	○	○	○	○	○


## Program Example

- (1) The following program reads the character string data stored from D20 to D22 as an integer, converts it to a BIN value, and stores it at D0 when X0 is ON.




# ESTR, ESTRP

[Operation]



(2) The following program reads the character string data stored from D20 to D24 as an integer, converts it to a BIN value, and stores it at D0 when X0 is ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	DVALP	D20 D10 D0
5	END	


[Operation]



## 7.11.11 ESTR, ESTRP



• Basic model QCPU: The serial number (first five digits) is "04122" or later.




- Ⓢ1 : 32-bit floating decimal point data to be converted or head number of the devices where the data is stored (real number)
- Ⓢ2 : Head number of the devices where display designation for the numerical value to be converted is stored (BIN 16 bits)
- ⓈD : Head number of the devices where the converted character string will be stored (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	—	○	○ <sup>*1</sup>	—	—	—	
Ⓢ2	—	○	—	—	—	—	—	—	
ⓈD	—	○	—	—	—	—	—	—	


\*1: Available only in multiple Universal model QCPU and LCPU

## Function


- Converts the 32-bit floating decimal point data designated by Ⓢ1 to a character string according to the display designation specified by Ⓢ2, and stores the result into the area starting from the device number designated by ⓈD.
- The post-conversion data differs depending on the display designation designated by Ⓢ2.




When using decimal point format




For example, in a case where there are 8 digits in total, with 3 digits in the decimal fraction part, and the value designated is -1.23456, the operation result would be stored in the area starting from D in the following manner:



- (a) The total number of digits that can be designated by S2+1 is as shown below:  
 When the number of decimal fraction digits is "0"  
 .....Number of digits (max.: 24) ≧ 2  
 When the number of decimal fraction digits is other than "0"  
 .....Number of digits (max.: 24) ≧ (Number of decimal fraction digits + 3)
- (b) The number of digits of decimal fraction part that can be designated by S2+2 is from 0 to 7.  
 However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.
- (c) The converted character string data is stored at the area starting from the device number D as indicated below:
  - 1) The sign "20H" (space) will be stored if the 32-bit floating decimal point type real number is positive, and the sign "2DH" (minus sign) will be stored if it is negative.
  - 2) If the decimal fraction part of a 32-bit floating point real number data is out of the range of the digits of decimal fraction part, the lower decimal values will be rounded off.




- 3) If the number of digits following the decimal point has been set at any value other than "0", "2E<sub>H</sub>" (.) will automatically be stored at the position before the first of the specified number of digits.




If the number of digits in the decimal fraction part is "0", the ASCII code "2E<sub>H</sub>" (.) will not be stored.

- 4) If the total number of digits, excluding the sign, the decimal point and the decimal fraction part, is greater than the integer part of the 32-bit floating point type real number data, "20<sub>H</sub> (space)" will be stored between the sign and the integer part.




- 5) The value "00<sub>H</sub>" is automatically stored at the end of the converted character string.

**When using exponent format**



For example, in a case where there are 12 digits in total, with 4 digits in the decimal fraction portion, and the value designated is -12.34567, the operation results would be stored in the area starting from ① in the following manner:



- (a) The total number of digits that can be designated by  $S2+1$  is as shown below:

When the number of decimal fraction digits is "0"

.....Number of digits (max.: 24)  $\cong$  2

When the number of decimal fraction digits is other than "0"

.....Number of digits (max.: 24)  $\cong$  (Number of decimal fraction digits + 7)

- (b) The number of digits of decimal fraction part that can be designated by  $S2+2$  is from 0 to 7.


However, the number of digits in the decimal fraction portion should be equal to or less than the total number of digits minus 7.

- (c) The converted character string data is stored at the area starting from the device number  $D$  as indicated below:


- 1) If the 32-bit floating decimal point type real number data is positive in value, the sign before the integer will be stored as ASCII code "20<sub>H</sub>" (space), and if it is a negative value, the sign will be stored as "2D<sub>H</sub>" (-).

- 2) The integer portion is fixed to one digit.


20<sub>H</sub> (space) will be stored between the integer and the sign.



- 3) If the decimal fraction part of the 32-bit floating point type real number is out of the range of the digits of the decimal fraction part, the lower decimal values will be rounded off.



- 4) If the number of digits of the decimal fraction part has been set at any value other than "0", "2E<sub>H</sub>" (.) will automatically be stored at the position before the first of the specified number of digits.




If the number of digits in the decimal fraction part of the number is "0", the ASCII code "2E<sub>H</sub>" (.) will not be stored.

- 5) The ASCII code "2C<sub>H</sub>" (+) will be stored as the sign for the exponent portion of the value if the exponent is positive in value, and the code "2D<sub>H</sub>" (-) will be stored if the exponent is a negative value.

- 6) The exponent portion is fixed at 2 digits.

If the exponent portion is only 1 digit, the ASCII code "30<sub>H</sub>" (0) will be stored between the sign and the exponent portion of the number.



- 7) The value "00<sub>H</sub>" is automatically stored at the end of the converted character string.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	<p>The <math>\text{Ⓢ}</math> value is not within the following range:  <math>0, 2^{-126} \leq  \text{Ⓢ}  &lt; 2^{128}</math></p> <p>The format specified by <math>\text{Ⓢ}</math> is other than 0 and 1.</p> <p>The total number of digits specified by <math>\text{Ⓢ} + 1</math> is outside the following ranges:</p> <p>When using decimal point format</p> <p>When the number of decimal fraction digits is "0"</p> <p>.....Total number of digits <math>\geq 2</math></p> <p>When the number of decimal fraction digits is not "0"</p> <p>.....Total number of digits <math>\geq (\text{Number of decimal fraction digits} + 3)</math></p> <p>When using exponent format</p> <p>When the number of decimal fraction digits is "0"</p> <p>.....Total number of digits <math>\geq 6</math></p> <p>When the number of decimal fraction digits is not "0"</p> <p>.....Total number of digits <math>\geq (\text{Number of decimal fraction digits} + 7)</math></p> <p>The number of digits for the decimal fraction portion specified by <math>\text{Ⓢ} + 2</math> is outside the following ranges:</p> <p>When using the decimal point format</p> <p>.....Number of decimal fraction digits <math>\leq (\text{Total number of digits} - 3)</math></p> <p>When using the exponent format</p> <p>.....Number of decimal fraction digits <math>\leq (\text{Total number of digits} - 7)</math></p> <p>The value in more than 24 digits was specified.</p>	○	○	○	○	○	○
4101	The range of the devices that store the character string specified in $\text{Ⓢ}$ exceeds the range of the corresponding device.	○	○	○	○	○	○
	The range of the device specified by $\text{Ⓢ}$ exceeds the range of the corresponding device.	—	—	—	—	○	○
4140	The specified device value is -0, unnormalized number, nonnumeric, or $\pm\infty$ .	○	○	○	○	○	○

## Program Example

(1) The following program converts the 32-bit floating point type real number data which had been stored at R0 and R1 in accordance with the conversion designation that is being stored at R10 to R12, and stores the result following D0 when X0 goes ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	ESTRP	R0 R10 D0
5	END	


[Operation]




- (2) The following program converts the 32-bit floating decimal point type real number data which had been stored at D0 and D1 in accordance with the conversion designation that is being stored at R10 to R12, and stores the result following D10 when X1C goes ON.

[Ladder Mode]

[List Mode]




[Operation]



### 7.11.12 EVAL, EVALP

Ver. Basic High performance Process Redundant Universal LCPU

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



- Ⓢ : Character string data to be converted to 32-bit floating decimal point real number data or head number of the devices where the character string data is stored (character string)
- Ⓧ : Head number of the devices where the converted 32-bit floating decimal point real number data will be stored (real number)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	—	—	—	—	○	—
Ⓧ	—	○	—	○*1	—	—	—	—	—

\*1: Available on Universal model QCPU and LCPU


### Function

- (1) Converts character string stored in the area starting from the device number designated by Ⓢ to 32-bit floating point type real number, and stores result at device designated by Ⓧ.


(2) The designated character string can be converted to 32-bit floating point type real number data either in the decimal point format or the exponent format.



(a) When using decimal point format




(b) When using exponent format




(3) Excluding the sign, decimal point, and exponent portion of the result, 6 digits of the character string designated by Ⓢ to be converted to a 32-bit floating decimal point type real number will be effective; the 7th digit on later digit will be cut from the result.

(a) When using decimal point format







(b) When using exponent format



- (4) In the decimal point format, if "2B<sub>H</sub>" (+) is specified for the sign or if the designation of sign is omitted, conversion is made assuming a positive value.  
If "2D<sub>H</sub>" (-) is specified for the sign, the character string is converted assuming a negative value.
- (5) In the exponent format, if "2B<sub>H</sub>" (+) is specified for the sign in the exponent portion or if the designation of sign is omitted, conversion is made assuming a positive value.  
If "2D<sub>H</sub>" (-) is specified for the sign in the exponent portion, the character string is converted assuming a negative value.
- (6) In a case where the ASCII code "20<sub>H</sub> (space)" or "30<sub>H</sub> (0)" exists between numbers not including the initial zero in a character string specified by Ⓢ, it will be ignored when the conversion is done.



- (7) In a case where the ASCII code "30<sub>H</sub> (0)" exists between the character "E" and a number in an exponent format character string, the "30<sub>H</sub>" would be ignored when the conversion is performed.



- (8) If the "20<sub>H</sub>" (space) code is contained in the character string, the code is ignored in the conversion.
- (9) Up to 24 characters can be set for a character string.  
The codes "20<sub>H</sub>" (space) and "30<sub>H</sub>" (0) contained in the character string are also counted as a character.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	<p>The integer portion or the decimal fraction portion contains a character other than one in the range from "30<sub>H</sub>" (0) to "39<sub>H</sub>" (9).</p> <p>There are two or more "2E<sub>H</sub>" (.) in the character string specified in ⑤.</p> <p>The exponent portion contains the code (character) other than "45<sub>H</sub>"(E), "2B<sub>H</sub>"(+), "45<sub>H</sub>"(E) or "2D<sub>H</sub>"( ), or the string contains more than one exponent portion.</p> <p>Data after conversion is not within the following range.  <math>0, 2^{-126} \leq   \text{Data after conversion}   &lt; 2^{128}</math></p> <p>The number of characters in the character string following ⑥ is either 0 or more than 24.</p>	○	○	○	○	○	○
4101	The code "00 <sub>H</sub> " does not appear in the range from ⑥ to the relevant device.	○	○	○	○	○	○

## Program Example

(1) The following program converts the character string stored in the area starting from R0 to a 32-bit floating decimal point type real number, and stores the result at D0 and D1 when X20 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	EVALP	R0 D0
4	END	

[Operation]



(2) The following program converts the character string stored in the area starting from D10 to a 32-bit floating decimal point type real number, and stores the result at D100 and D101 when X20 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X20
1	EVALP	D10 D100
4	END	

[Operation]



### 7.11.13 ASC, ASCP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ : Head number of the devices where BIN data to be converted to a character string is stored (BIN 16 bits)
- Ⓣ : Head number of the devices where the converted character string will be stored (character string)
- n : Number of characters to be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—			—
Ⓣ	—	○				—			—
n	○	○				○			—

### Function

- Converts the BIN 16-bit data stored in the area starting from the device designated by Ⓢ to ASCII by treating the BIN data in hexadecimal representation. Then, stores the converted data into the area starting from the device designated by Ⓣ, for the number of characters specified by n.




- The use of n to set the number of characters causes the BIN data range designated by Ⓢ and the character string storage device range designated by Ⓣ to be set automatically.

7


7.11 Character string processing instructions  
7.11.13 ASC, ASCP

- (3) Processing will be performed accurately even if the device range where BIN data to be converted is being stored overlaps with the device range where the converted ASCII data will be stored.



- (4) If an odd number of characters has been designated by n, the ASCII code "00H" will be automatically stored in the upper 8 bits of the final device in the range where the character string is to be stored.

When 5 characters have been designated by n.



- (5) If the number of characters designated by n is "0", conversion processing will not be conducted.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range for the number of characters designated by n following the device number designated by Ⓢ exceeds the relevant device range. The range for the number of characters designated by n following the device number designated by ⓓ exceeds the relevant device range.	—	○	○	○	○	○

## Program Example

- (1) The following program reads the BIN data being stored at D0 as hexadecimal values, converts them to a character string, and stores the result from D10 to D14 when X0 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	ASCP	D0 D10 K10
5	END	

[Operation]



# 7.11.14 HEX, HEXP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ : Head number of the devices where a character string to be converted to BIN data is stored (character string)
- Ⓣ : Head number of the devices where the converted BIN data will be stored (BIN 16 bits)
- n : Number of characters to be stored (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—			—
Ⓣ	—	○				—			—
n	○	○				○			—

## Function

- (1) Converts the number of characters of hexadecimal ASCII data designated by n stored in the area starting from the device number designated by Ⓢ into BIN values and stores them in the area starting from the device number designated by Ⓣ.




For example, if the number 9 has been designated by n, the operation would be as follows:



Code "38H" remains unchanged since the designated number of characters is "9".


- (2) When the number of characters is specified for n, the range of characters designated by Ⓢ as well as the device range designated by Ⓣ in which the BIN data will be stored are automatically decided.
- (3) Accurate processing will be conducted even in cases where the range of devices where the ASCII code to be converted is being stored overlaps with the range of devices that will store the converted BIN data.



7

7.11 Character string processing instructions  
7.11.14 HEX, HEXP

- (4) If the number of characters designated by n is not divisible by 4, "0" will be automatically stored after the designated number of characters in the final device number of the devices which are storing the converted BIN values.



- (5) If the number of characters designated by n is "0", conversion processing will not be conducted.  
 (6) ASCII code that can be designated by S includes from "30<sub>H</sub>" to "39<sub>H</sub>" and from "41<sub>H</sub>" to "46<sub>H</sub>".

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	Characters other than those outside the hexadecimal character string (characters that are not in the range between "30 <sub>H</sub> " to "39 <sub>H</sub> " and "41 <sub>H</sub> " to "46 <sub>H</sub> ") have been set in the device specified by S.	—	○	○	○	○	○
4101	The range of the device specified by S exceeds the range from S to S + the number of characters specified in n (including S). The range of the device specified by D exceeds the range from D to D + the number of characters specified in n (including D). n is negative.	—	○	○	○	○	○

## Program Example

- (1) The following program converts the character string being stored from D0 to D4 to BIN data and stores the result from D10 to D14 when X0 goes ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	HEXP	D0 D10 K10
5	END	

[Operation]



# 7.11.15 RIGHT, RIGHTP, LEFT, LEFTP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ : Character string or head number of the devices where the character string is stored (character string)
- Ⓣ : Head number of the devices where the character string consisting of n characters starting from the right or left of Ⓢ will be stored (character string)
- n : Number of characters to be extracted (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	JOB		UARG	Zn	Constants		Other
	Bit	Word		Bit	Word			K, H	\$	
Ⓢ	—	○						—	○	—
Ⓣ	—	○						—	—	—
n	○	○						○	—	—


## Function

### RIGHT

- Stores n number of characters from the right side of the character string (the end of the character string) being stored in devices starting from that whose number is designated by Ⓢ, in devices starting from that whose number is designated by Ⓣ.



When n = 5




- The NULL code (00<sub>H</sub>) indicating the end of the character string is automatically appended at the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
- If the number of characters designated by n is "0", the NULL code (00<sub>H</sub>) will be stored at Ⓣ.

7


7.11 Character string processing instructions  
7.11.15 RIGHT, RIGHTP, LEFT, LEFTP

**LEFT**

- (1) Stores n number of characters from the left side of the character string (the beginning of the character string) being stored in devices starting from that whose number is designated by (S), in devices starting from that whose number designated by (D).



When n = 7



- (2) The NULL code (00<sub>H</sub>) indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
- (3) If the number of characters designated by n is "0", the NULL code (00<sub>H</sub>) will be stored at (D).

**Operation Error**


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The value of n exceeds the number of characters specified by (S). The range of the device specified by (D) exceeds the range from (D) to (D) + the number of characters specified in n (including (D)).	—	○	○	○	○	○

**Program Example**

- (1) The following program stores 4 characters of data from the rightmost of the character string stored in the area starting from R0, and stores it into the area starting from D0 when X0 is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	RIGHTP	R0 D0 K4
5	END	


[Operation]





- (2) The following program stores the number of characters corresponding to the value being stored in D0 from the left of the character string data being stored at D100 to the area starting from R10 when X1C is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X1C
1	LEFTP	D100 R10 D0
5	END	

[Operation]



## 7.11.16 MIDR, MIDRP, MIDW, MIDWP

Basic ~~High performance~~ Process Redundant Universal LCPU




- Ⓢ1 : Character string or head number of the devices where the character string is stored (character string)
- Ⓢ2 : Head number of the devices where a character string data obtained as the result of operation will be stored (character string)
- Ⓢ2 : Head number of the devices where the location of the first character and the number of characters will be stored (BIN 16 bits)
- Ⓢ2 : Position of first character
- Ⓢ2 + 1: Number of characters

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○						○	—
Ⓢ2	—	○						—	—
Ⓢ2	○	○				○		—	—

### Function

#### MIDR

- (1) Extracts the character string data of Ⓢ2+1 characters, starting from the position designated by Ⓢ2, counted from the left end of the character string data designated by Ⓢ1, and stores the extracted data into the area starting from the device designated by Ⓢ2.




7

7.11 Character string processing instructions  
7.11.16 MIDR, MIDRP, MIDW, MIDWP


## MIDR, MIDRP, MIDW, MIDWP

- (2) The NULL code (00<sub>H</sub>) indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
- (3) No processing will be conducted if the number of characters designated by  $\textcircled{S2}+1$  is "0".
- (4) If the number of characters designated by  $\textcircled{S2}+1$  is "-1", stores the data up to the final character designated by  $\textcircled{S1}$  starting from the device designated by  $\textcircled{D}$ .




## MIDW

- (1) Extracts the character string data of  $\textcircled{S2}+1$  characters, starting from the left end of the character string data designated by  $\textcircled{S1}$ , and stores the extracted data to the character string data designated by  $\textcircled{D}$  in the area starting from the position designated by  $\textcircled{D}$  from the left end.




- (2) The NULL code (00<sub>H</sub>) indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
- (3) No processing will be conducted if the number of characters designated by  $\textcircled{S2}+1$  is "0".

- (4) If the number of characters designated by  $\textcircled{S}2+1$  exceeds the final character from the character string data designated by  $\textcircled{D}$ , data will be stored up to the final character.



- (5) If the number of characters designated by  $\textcircled{S}2+1$  is "-1", stores the data up to the final character designated by  $\textcircled{S}1$  to the area starting from the device designated by  $\textcircled{D}$ .



## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

For MIDR instruction

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The value of $\textcircled{S}2$ exceeds the number of characters specified by $\textcircled{S}1$ . The $\textcircled{S}2+1$ number of characters from position $\textcircled{D}$ exceeds the $\textcircled{D}$ device range. The $\textcircled{S}2+0$ value is 0. "00 <sub>H</sub> " does not exist in the devices specified by $\textcircled{S}1$ .	—	○	○	○	○	○

For MIDW instruction

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The value of ⑤ exceeds the number of characters specified by ④. The ⑤+1 value exceeds the number of characters for ④. The ⑤+0 value is 0. "00 <sub>H</sub> " does not exist in the devices specified by ⑤.	—	○	○	○	○	○

## Program Example

- (1) The following program stores the 3rd character through the 6th character from the left of the character string stored in the area starting from D10 at devices starting from D0 when X0 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	MIDRP	D10 D0 R0
5	END	

[Operation]



- (2) The following program stores 4 characters of the character string data stored in the area starting from D0 into the area starting from the 3rd character from the left of the character string data in the area starting from D100 when X0 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	MIDWP	D0 D100 R0
5	END	

[Operation]



# 7.11.17 INSTR, INSTRP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ1 : Character string to be searched or head number of the devices where the character string to be searched is stored (character string)
- Ⓢ2 : Character string in which a search is performed or head number of the devices where the character string is stored (character string)
- Ⓣ : Head number of the devices where the result of search will be stored (BIN 16 bits)
- n : Location to start the search (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J000		U000	Zn	Constants		Other
	Bit	Word		Bit	Word			K, H	\$	
Ⓢ1	—	○				—		—	○	—
Ⓢ2	—	○				—		—	○	—
Ⓣ	○	○				○		—	—	—
n	○	○				○		○	—	—

## Function

- Searches for the character string data designated by Ⓢ1 in the area starting from the nth character from the left of the character string data designated by Ⓢ2 and stores the result of search at the device designated by Ⓣ. As the result of search, the location of match, counted in the number of characters from the first character of the character string data designated by Ⓢ2, is stored.

When n = 3



- If there is no matching character string data, stores "0" at Ⓣ.

## Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value of n exceeds the number of characters for Ⓢ2. 00H (NULL) does not exist within the corresponding device range after the device specified by Ⓢ1 and Ⓢ2. n is negative or 0.	—	○	○	○	○	○


7

7.11 Character string processing instructions  
7.11.17 INSTR, INSTRP

## Program Example

- (1) The following program searches from the 5th character from the left of the character string data stored in devices starting from R0 for the character string data in devices starting from D0, and stores the results at D100 when X0 goes ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	INSTRP	R0 D100 K5
6	END	

[Operation]



- (2) The following program searches from the 3rd character from the left of the character string data being stored in devices starting from D0 for the character string data "AB", and stores the results of the search at D100 when X1C goes ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X1C
1	INSTRP	'AB' D0 D100 K3
7	END	

[Operation]



## 7.11.18 STRINS, STRINSP

• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



Ⓢ : Character string to be inserted or head number (character string) of the devices where insert character strings are stored

ⓓ : Head number (character string) of the devices where insert character strings are stored


n : Insert position (Setting range: 1 ≤ n ≤ 16383) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J:O:O		U:O:G:O	Zn	Constants		Other
	Bit	Word		Bit	Word			K, H	\$	
Ⓢ	—	○						—	○	—
ⓓ	—	○						—	—	—
n	—	○				○		○	—	—

## Function

- (1) This instruction inserts the character string data specified by  $\textcircled{S}$  to the  $n$ th device (insert position) from the initial character string data stored in the devices specified by  $\textcircled{D}$ .

Insert position:  $n = 3$



- (2) This instruction stores the NULL code ( $00_{\text{H}}$ ) into the device (1 word) that positions after the last device where the character string data are stored, if the character string ( $\textcircled{S}+\textcircled{D}$ ) value is even after the insertion.
- (3) This instruction stores the NULL code ( $00_{\text{H}}$ ) into the last device (high 8 bits) where the character string data are stored, if the character string ( $\textcircled{S}+\textcircled{D}$ ) value is odd after the insertion.
- (4) This instruction links the device, where the character string data are stored, specified by  $\textcircled{S}$  with the last device specified by  $\textcircled{D}$ , if  $n$  is specified by the number of devices specified by  $\textcircled{D}$  plus one.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The number of characters in the devices specified by $\textcircled{S}$ , $\textcircled{D}$ , or the devices specified by $(\textcircled{S} + \textcircled{D})$ after the insertion exceeds 16383 characters. The value specified in $n$ is not within the specified range. ( $1 \leq n \leq 16383$ ) The value specified in $n$ exceeds the number of characters of the character string $\textcircled{D} + 1$ .	—	—	—	—	○	○
4101	The devices, that store character strings, specified by $\textcircled{S}$ overlaps with even one of the devices specified by $\textcircled{D}$ . The range of the devices specified by $(\textcircled{S} + \textcircled{D})$ in which character strings data have been inserted exceeds the specified device range. The NULL code ( $00_{\text{H}}$ ) does not exist within the specified device range after the device specified by $\textcircled{S}$ or $\textcircled{D}$ . The device where the character has been inserted is the same as the device storing the character strings.	—	—	—	—	○	○

## Program Example

(1) The following program inserts the character string data stored in the device D0 and up to the fourth device from the initial character string data stored in D20 and up, when M0 is turned on.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	STRINS	D0 D20 K4
5	END	


[Operation]



## 7.11.19 STRDEL, STRDELP



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



Ⓓ : Head number (character string) of the devices where character strings to be deleted are stored

n1 : Deletion start position (Setting range  $1 \leq n1 \leq 16383$ ) (BIN 16 bits)

n2 : Number of characters to be deleted (Setting range  $1 \leq n2 \leq 16384-n1$ ) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants	Other
	Bit	Word		Bit	Word			K, H	
Ⓓ	—	○						—	—
n1	—	○						○	—
n2	—	○						○	—




## Function

- This instruction deletes n2 characters data in the devices specified by  $\textcircled{D}$  starting from the device (insert position) specified by n1.

Device position where character string data to be deleted:  $n1 = 3$

Number of characters to be deleted:  $n2 = 5$



- This instruction stores the NULL code ( $00_H$ ) into the device (one word) that positions after the last device that stores the character string data when the character string data specified by  $\textcircled{D}$  is even, after the characters are deleted.
- This instruction stores the NULL code ( $00_H$ ) into the last device (high 8 bits) that stores the character string data when the character string data specified by  $\textcircled{D}$  is odd, after the characters are deleted.
- This instruction shifts the characters stored in the devices that position after the deleted devices by  $n2$  characters to the right, and then stores the NULL code ( $00_H$ ) into the empty device.

## Operation Error


- In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The number of characters in the devices specified by $\textcircled{D}$ exceeds 16383. The value specified by n1 is not within the range. ( $1 \leq n1 \leq 16383$ ) The value specified by n1 exceeds the number of characters in the devices specified by $\textcircled{D}$ . The value specified in n2 exceeds the number of characters between n1 and the last character in $\textcircled{D}$ . The value specified in n2 is negative.	—	—	—	—	○	○

## Program Example

- The following program deletes the fourth to the seventh characters in the character string data stored in the devices D0 and up, when M0 is turned on.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M0
1	STRDEL	D0 K4 K7
5	END	

## [Operation]



## 7.11.20 EMOD, EMODP




- Ⓢ1 :32-bit floating decimal point real number data or head number of the devices where the floating decimal point real number data is stored (real number)
- Ⓢ2 :Decimal fraction digits data (BIN 16 bits)
- ⓈD :Head number of the devices where the data after break down into BCD will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U/G	Zn	Constants		Other
	Bit	Word		Bit	Word			K, H	E	
Ⓢ1	—	○	—	○	○ <sup>*1</sup>	—	○	—		
Ⓢ2	○	○	○	○	○	○	—	—		
ⓈD	—	○	—	—	—	—	—	—		

\*1: Available only in multiple Universal model QCPU and LCPU

## Function

- (1) Dissociate the 32-bit floating decimal point data designated by Ⓢ1 into BCD type floating point format based on the decimal fraction digits specified by Ⓢ2, and stores the result into the area starting from the device designated by ⓈD.




Ⓢ2 specifies the decimal fraction digits of the 32-bit floating decimal point real number data of Ⓢ1.


In the example above, a decimal fraction digit is designated as shown below:

3.25427

Ⓢ2=3



(2) The 7th digit of the significant digits being stored at D+1 and D+2 is rounded off to make a 6-digit number.



## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The decimal fraction digit specified by S2 is not within the range between 0 and 7. The 32-bit floating point real number specified by S1 is not within the following range: $0.2^{-126} \leq  Device  \leq 2^{128}$	—	○	○	○	○	○
4101	The range of the device specified by D exceeds that of the corresponding device.	—	○	○	○	○	○
	The range of the device specified by D exceeds that of the corresponding device.	—	—	—	—	○	○
4140	The specified device value is -0, unnormalized number, nonnumeric, or ±∞.	—	—	—	—	○	○

7

## Program Example

(1) The following program breaks down the 32-bit floating decimal point type real number data stored at D0 and D1 into BCD according to the decimal fraction digits as designated by R10, and stores the results into the area starting from D100 when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	EMOD	D0 R10 D100
5	END	


[Operation]



7.11 Character string processing instructions  
7.11.20 EMOD, EMODP

# 7.11.21 EREXP, EREXPP

Basic
High performance
Process
Redundant
Universal
LCPU




- Ⓢ<sub>1</sub> : Head number of the devices where BCD type floating point format data is stored (BIN 16 bits)
- Ⓢ<sub>2</sub> : Decimal fraction digits data (BIN 16 bits)
- ⓓ : The device where the converted 32-bit floating point real number data will be stored (real number)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ <sub>1</sub>	—	○	—	—	—	—	—	—	—
Ⓢ <sub>2</sub>	○	○	○	○	○	○	○	○	—
ⓓ	—	○	—	—	○	○ <sup>*1</sup>	—	—	—


\*1: Available only in multiple Universal model QCPU and LCPU

## Function

- (1) Converts the BCD type floating point data designated by Ⓢ<sub>1</sub> to the 32-bit floating decimal point real number data according to the decimal fraction digits specified by Ⓢ<sub>2</sub>, and stores the result into the area starting from the device designated by ⓓ.



- (2) The sign at Ⓢ<sub>1</sub> and the sign for the exponent part at Ⓢ<sub>1</sub>+3 is set at 0 for a positive value and at 1 for a negative value.
- (3) 0 to 38 can be set for the BCD exponent of Ⓢ<sub>1</sub>+4.
- (4) 0 to 7 can be set for the decimal fraction digits of Ⓢ<sub>2</sub>.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data format in the device specified by $\text{S}(\text{S})$ is not 0 or 1. A value other than 0 to 9 exists in the each digit of $\text{S}(\text{S}) + 1$ and $\text{S}(\text{S}) + 2$ . The format designation made by $\text{S}(\text{S}) + 3$ is not 0 or 1. The data format in the device specified by $\text{S}(\text{S}) + 3$ is not 0 or 1. The exponent data in the device specified by $\text{S}(\text{S}) + 4$ is not within the range from 0 to 38. The decimal fraction digit designated in $\text{S}(\text{S})$ is not within the range from 0 to 7.	—	○	○	○	○	○
4101	The range of the device specified by $\text{S}(\text{S})$ exceeds that of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program converts the BCD type floating decimal point format data being stored in devices starting from D0 to 32-bit floating decimal point type real number data based on the decimal fraction digit being stored at D10, and stores the result at D100 and D101 when X0 goes ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	EREXP	D0 D10 D100
5	END	

[Operation]




# 7.12 Special function instructions

Ver. **Basic** **High performance** **Process** **Redundant** **Universal** **LCPU**

• Basic model QCPU: The serial number (first five digits) is "04122" or later.

## 7.12.1 SIN, SINP



Ⓢ : Angle data of which the SIN (sine) value is obtained or head number of the devices where the angle data is stored (real number)


Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○ <sup>*1</sup>	○	—	—	
Ⓣ	—	○	—	○	○ <sup>*1</sup>	—	—	—	

\*1: Applicable for the Universal model QCPU, LCPU.

### Function

- Returns the SIN (sine) value of the angle designated at Ⓢ and stores the operation result in the device number designated at Ⓣ.



- Angles designated at Ⓢ are set in radian units (degrees  $\times \pi / 180$ ).  
For conversion between degrees and radian values, see the RAD and DEG instructions.

### Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0. <sup>*2</sup>	○	○	○	○	—	—
4140	The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$ .	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified.  
For details, refer to Page 88, Section 3.2.4.

## Program Example

- (1) The following program conducts a SIN operation on the angles stored in the four BCD digits from X20 to X2F and stores the results at D0 and D1 as 32-bit floating decimal point type real numbers.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D30
4	FLT	D30 D20
7	RAD	D20 D10
10	SIN	D10 D0
13	END	

[Operations involved when X20 to X2F designate a value of 150]



### 7.12.2 SIND, SINDP




- Ⓢ : Angle data of which the SIN (sine) value is obtained or head number of the devices where the angle data is stored (real number)  
 Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J <small>ON</small>		U <small>AG</small> O	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						○	—
Ⓣ	—	○						—	—

## Function

- (1) The SIN (sine) value of the angle specified by Ⓢ is calculated and its result is stored into the device specified by Ⓣ.



## SIND, SINDP

- (2) Angles designated at ⑤ are set in radian units (degrees  $\times \pi / 180$ ).  
 For conversion between degrees and radian values, see the RADD and DEGD instructions.
- (3) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program conducts a SIN operation on the angles stored in the four BCD digits from X20 to X2F and stores the results at D0 to D3 as 64-bit floating decimal point type real numbers.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D30
3	FLTD	D30 D20
6	RADD	D20 D10
9	SIND	D10 D0
12	END	

[Operations involved when X20 to X2F designate a value of 150]






# 7.12.3 COS, COSP

Ver. **Basic** **High performance** **Process** **Redundant** **Universal** **LCPU**

• Basic model QCPU: The serial number (first five digits) is "04122" or later.




- Ⓢ : Angle data of which the COS (cosine) value is obtained or head number of the devices where the angle data is stored (real number)
- Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○ <sup>*1</sup>	○	—	—	
Ⓣ	—	○	—	○	○ <sup>*1</sup>	○	—	—	

\*1: Applicable for the Universal model QCPU, LCPU.

## Function

- Returns the COS (cosine) value of the angle designated by Ⓢ and stores operation result at device number designated by Ⓣ.



- Angles designated at Ⓢ are set in radian units (degrees × π / 180).  
For conversion between degrees and radian values, see the RAD and DEG instructions.

## Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0. <sup>*2</sup>	○	○	○	○	—	—
4140	The specified device value is -0, unnormalized number, nonnumeric, and ±∞.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified.  
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program performs a COS operation on the angle data designated by the 4 BCD digits from X20 to X2F, and stores results as 32-bit floating decimal point type real numbers at D0 and D1.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D30
4	FLT	D30 D20
7	RAD	D20 D10
10	COS	D10 D0
13	END	

[Operations involved when X20 to X2F designate a value of 60]



### 7.12.4 COSD, COSDP




Ⓢ : Angle data of which the COS (cosine) value is obtained or head number of the devices where the angle data is stored (real number)  
 Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						○	—
Ⓣ	—	○						—	—

## Function

- (1) The COS (cosine) value of the angle specified by (S) is calculated and its result is stored into the device specified by (D).



- (2) Angles designated at (S) are set in radian units ( $\text{degrees} \times \pi / 180$ ).  
 For conversion between degrees and radian values, see the RADD and DEGD instructions.
- (3) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-102} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program performs a COS operation on the angle data designated by the 4 BCD digits from X20 to X2F, and stores results as 64-bit floating decimal point type real numbers at D0 to D3.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D30
3	FLTD	D30 D20
6	RADD	D20 D10
9	COSD	D10 D0
12	END	


[Operations involved when X20 to X2F designate a value of 60]



## 7.12.5 TAN, TANP

Ver. Basic High performance Process Redundant Universal LCPU

• Basic model QCPU: The serial number (first five digits) is "04122" or later.




- Ⓢ : Angle data of which the TAN (tangent) value is obtained or head number of the devices where the angle data is stored (real number)
- ⓓ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○*1	○	—	—	
ⓓ	—	○	—	○	○*1	○	—	—	

\*1: Applicable for the Universal model QCPU, LCPU.

## Function

- Returns the tangent (TAN) value of the angle data designated by Ⓢ, and stores operation result in device designated by ⓓ.



- Angles designated at Ⓢ are set in radian units ( $\text{degrees} \times \pi / 180$ ). For conversion between degrees and radian values, see the RAD and DEG instructions.
- When angles designated by Ⓢ are  $\pi/2$  radians, or  $(3/2)\pi$  radians, an operation error will be generated in the calculation of the radian value, so care must be taken to avoid such errors.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is $-0.^*2$	○	○	○	○	—	—
4140	The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$ .	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified.  
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program performs a TAN operation on the angle data set by the 4 BCD digits from X20 to X2F, and stores the results as 32-bit floating decimal point type real numbers at D0 and D1.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D30
4	FLT	D30 D20
7	RAD	D20 D10
10	TAN	D10 D0
13	END	

[Operations involved when X20 to X2F designate a value of 135]



# 7.12.6 TAND, TANDP

✗ Basic
✗ High performance
✗ Process
✗ Redundant
Universal
LCPU




Ⓢ : Angle data of which the TAN (tangent) value is obtained or head number of the devices where the angle data is stored (real number)  
 Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U/G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—		○			—		○	—
Ⓣ	—		○			—		—	—

## Function

(1) The TAN (tangent) value of the angle specified by Ⓢ is calculated and its result is stored into the device specified by Ⓣ.



- (2) Angles designated at Ⓢ are set in radian units (degrees  $\times \pi / 180$ ).  
For conversion between degrees and radian values, see the RADD and DEGD instructions.
- (3) When angles designated by Ⓢ are  $\pi/2$  radians, or  $(3/2)\pi$  radians, an operation error will be generated in the calculation of the radian value, so care must be taken to avoid such errors.
- (4) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program performs a TAN operation on the angle data set by the 4 BCD digits from X20 to X2F, and stores the results as 64-bit floating decimal point type real numbers at D0 to D3.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D30
3	FLTD	D30 D20
6	RADD	D20 D10
9	TAND	D10 D0
12	END	

[Operations involved when X20 to X2F designate a value of 135]



## 7.12.7 ASIN, ASINP



Ⓢ : SIN value of which the  $\text{SIN}^{-1}$  (inverse sine) value is obtained or head number of the devices where the SIN value is stored (real number)


Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	JⓈ		UⓈGⓈ	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	—	○	○ <sup>*1</sup>	○	—	—
Ⓣ	—	○	—	—	○	○ <sup>*1</sup>	—	—	—

\*1: Applicable for the Universal model QCPU, LCPU.

## Function

- (1) Returns the  $\text{SIN}^{-1}$  angle of the SIN value designated by (S), and stores operation results at word device designated by (D).



- (2) The SIN value designated by (S) can be in the range from -1.0 to 1.0.
- (3) The angle (operation result) stored at (D) is stored in radian units.  
 For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified by (S) is not within the range between -1.0 and 1.0.	—	○	○	○	○	○
	The specified device value is -0.*2	—	○	○	○	—	—
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$	—	—	—	—	○	○
	The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$ .	—	—	—	—	○	○
4141	The result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified.  
 For details, refer to Page 88, Section 3.2.4.

## Program Example

- (1) The following program seeks the inverse sine of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F.

[Ladder Mode]




[List Mode]


Step	Instruction	Device
0	LD	SM400
1	ASIN	D0 D10
4	DEG	D10 D20
7	INT	D20 D30
10	BCD	D30 K4Y40
13	END	



[Operations involved when the D0 and D1 value is 0.5]



## 7.12.8 ASIND, ASINDP




- Ⓢ : SIN value of which the SIN<sup>-1</sup> (inverse sine) value is obtained or head number of the devices where the SIN value is stored (real number)
- Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—		○			—		○	—
Ⓣ	—		○			—		—	—

### Function

- (1) The angle is calculated from the SIN (sine) value specified by Ⓢ is and its result is stored into the device specified by Ⓣ.



- (2) The SIN value designated by Ⓢ can be in the range from -1.0 to 1.0.
- (3) The angle (operation result) stored at Ⓣ is stored in radian units.  
For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
- (4) When the operation results in -0 or an underflow, the result is processed as 0.

7

7.12 Special function instructions  
7.12.8 ASIND, ASINDP

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified by ⑤ is within the double-precision floating-point range and not within the range between -1.0 and 1.0.	—	—	—	—	○	○
4140	The specified device value is not within in the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

(1) The following program seeks the inverse sine of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	ASIND	D0 D10
4	DEGD	D10 D20
7	INTD	D20 D30
10	BCD	D30 K4Y40
12	END	

[Operations involved when the D0 to D3 value is 0.5]



# 7.12.9 ACOS, ACOSP

Basic
High performance
Process
Redundant
Universal
LCPU




(S) : COS value of which the COS<sup>-1</sup> (inverse cosine) value is obtained or head number of the devices where the COS value is stored (real number)  
 (D) : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U/G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
(S)	—	○	—	○	○ <sup>*1</sup>	○	—	—	
(D)	—	○	—	○	○ <sup>*1</sup>	○	—	—	

\*1: Applicable for the Universal model QCPU, LCPU.

## Function

- (1) Returns the COS<sup>-1</sup> angle of the COS value designated by (S), and stores operation result at word device designated by (D).



- (2) The COS value designated by (S) can be in the range of from -1.0 to 1.0.  
 (3) The angle (operation result) stored at (D) is stored in radian units.  
 For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in (S) is not within the range between -1.0 and 1.0.	—	○	○	○	○	○
	The specified device value is -0. <sup>*2</sup>	—	○	○	○	—	—
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$	—	—	—	—	○	○
	The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$ .	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

## Program Example

- (1) The following program seeks the inverse cosine of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	ACOS	D0 D10 D10 D20
4	DEG	D10 D20 D20 D30
7	INT	D20 D30 D20 D30
10	BCD	D30 K4Y40
13	END	

[Operations involved when the D0 and D1 value is 0.5]



## 7.12.10 ACOSD, ACOSDP




Ⓢ : COS value of which the  $\text{COS}^{-1}$  (inverse cosine) value is obtained or head number of the devices where the COS value is stored (real number)

Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—
Ⓣ	—	○				—		—	—

## Function

- (1) The angle is calculated from the COS (cosine) value specified by ⑤ and its result is stored into the device specified by ⑥.



- (2) The COS value designated by ⑤ can be in the range of from -1.0 to 1.0.  
 (3) The angle (operation result) stored at ⑥ is stored in radian units.  
 For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.  
 (4) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in ⑤ is within the double-precision floating-point range and not within the range from -1.0 to 1.0.	—	—	—	—	○	○
4140	The specified device value is not in the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program seeks the inverse cosine of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y40 to Y4F.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	ACOSD	D0 D10
4	DEGD	D10 D20
7	INTD	D20 D30
10	BCD	D30 K4Y40
12	END	


7

7.12 Special function instructions  
7.12.10 ACOSD, ACOSDP

[Operations involved when the D0 to D3 value is 0.5]



## 7.12.11 ATAN, ATANP




- Ⓢ : TAN value of which the  $TAN^{-1}$  (inverse tangent) value is obtained or head number of the devices where the TAN value is stored (real number)
- ⓓ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small>	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○ <sup>*1</sup>	○	—	—	
ⓓ	—	○	—	○	○ <sup>*1</sup>	—	—	—	

\*1: Applicable for the Universal model QCPU, LCPU.

### Function

- (1) Returns the  $TAN^{-1}$  angle of the TAN value designated by Ⓢ, and stores operation results at word device designated by ⓓ.



- (2) The angle (operation result) stored at ⓓ is stored in radian units.  
For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0.* <sup>2</sup>	—	○	○	○	—	—
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$ .	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified.  
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program seeks the inverse tangent of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	ATAN	D0 D10
4	DEG	D10 D20
7	INT	D20 D30
10	BCD	D30 K4Y40
13	END	

[Operations involved when D0 and D1 value is 1]



# 7.12.12 ATAND, ATANDP

Basic
High performance
Process
Redundant
Universal
LCPU




Ⓢ : TAN value of which the  $TAN^{-1}$  (inverse tangent) value is obtained or head number of the devices where the TAN value is stored (real number)  
 ⓓ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—
ⓓ	—	○				—		—	—

## Function

- The angle is calculated from the TAN (tangent) value specified by Ⓢ is and its result is stored into the device specified by ⓓ.



- The angle (operation result) stored at ⓓ is stored in radian units.  
For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
- When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○



# Program Example

(1) The following program seeks the inverse tangent of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y40 to Y4F.

[Ladder Mode]




Calculates an angle (radian value) by  $TAN^{-1}$  operation (①).  
 Converts the radian value into an angle (②).  
 Converts the angle in 64-bit floating-point real number into an integer (③).  
 Outputs the integer-converted angle to a display device (④).

[List Mode]

Step	Instruction	Device
0	LD	SM400
1	ATAND	D0 D10
4	DEGD	D10 D20
7	INTD	D20 D30
10	BCD	D30 K4Y40
12	END	


[Operations involved when D0 to D3 value is 1]



## 7.12.13 RAD, RADP

Ver. Basic High performance Process Redundant Universal LCPU

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



Ⓢ : Angle to be converted to radian units or head number of the devices where the angle is stored (real number)


Ⓣ : Head number of the devices where the value converted in radian units will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○		—		○	○*1	○	—
Ⓣ	—	○		—		○	○*1	—	—

\*1: Applicable for the Universal model QCPU, LCPU.

## Function

- (1) Converts units of angle size from angle units designated by (S) to radian units, and stores result at device number designated by (D).



- (2) Conversion from degree to radian units is performed according to the following equation:

$$\text{Radian unit} = \text{Degree unit} \times \frac{\pi}{180}$$

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0.*2	○	○	○	○	—	—
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$ .	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if 0 is specified.  
For details, refer to Page 88, Section 3.2.4.

## Program Example

- (1) The following program converts the angle set by the 4 BCD digits at X20 to X2F to radians, and stores results as 32-bit floating decimal point type real number at D20 and D21.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D0
4	FLT	D0 D10
7	RAD	D10 D20
10	END	

[Operations involved when X20 to X2F designate a value of 120]



# 7.12.14 RADD, RADDP

X Basic
X High performance
X Process
X Redundant
Universal
LCPU




- Ⓢ : Angle to be converted to radian units or head number of the devices where the angle is stored (real number)
- Ⓣ : Head number of the devices where the value converted in radian units will be stored (real number)

Setting Data	Internal Devices		R, ZR	J00		U:G0	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—
Ⓣ	—	○				—		—	—

## Function

- (1) The unit expressing the size of an angle is converted into the radian unit from the degree unit specified by Ⓢ, and its result is stored into the device specified by Ⓣ.



- (2) Conversion from degree to radian units is performed according to the following equation:

$$\text{Radian unit} = \text{Degree unit} \times \frac{\pi}{180}$$

- (3) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program converts the angle set by the 4 BCD digits at X20 to X2F to radians, and stores results as 64-bit floating decimal point type real number at D20 to D23.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D0
3	FLTD	D0 D10
6	RADD	D10 D20
9	END	

[Operations involved when X20 to X2F designate a value of 120]



## 7.12.15 DEG, DEGP

Ver. Basic High performance Process Redundant Universal LCPU  
 • Basic model QCPU: The serial number (first five digits) is "04122" or later.




- Ⓢ : Radian angle to be converted to degrees or head number of the devices where the radian angle is stored (real number)  
 Ⓣ : Head number of the devices where the value converted in degrees will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	—	○	○ <sup>*1</sup>	○	—	
Ⓣ	—	○	—	—	○	○ <sup>*1</sup>	—	—	

\*1: Applicable for the Universal model QCPU, LCPU.

## Function

- (1) Converts units of angle size from radian units designated by Ⓢ to angles, and stores result at device number designated by Ⓣ.



- (2) The conversion from radians to angles is performed according to the following equation:

$$\text{Degree unit} = \text{Radian unit} \times \frac{180}{\pi}$$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The specified device value is -0.* <sup>2</sup>	○	○	○	○	—	—
4140	The specified device value is -0, unnormalized number, nonnumeric, and ±∞.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program converts the radian value set with 32-bit floating decimal point type real number at D20 and D21 to angles, and stores the result as a BCD value at Y40 to Y4F.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DEG	D20 D10
4	INT	D10 D0
7	BCD	D0 K4Y40
10	END	

[Operations involved when the values at D20 and D21 are 1.435792]



### 7.12.16 DEGD, DEGDP




Ⓢ : Radian angle to be converted to degrees or head number of the devices where the radian angle is stored (real number)

Ⓣ : Head number of the devices where the value converted in degrees will be stored (real number)

Setting Data	Internal Devices		R, ZR	JWD		UAG	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						○	—
Ⓣ	—	○						—	—

## Function

- (1) The unit expressing the size of an angle is converted into the degree unit from the radian unit specified by ①, and its result is stored into the device specified by ②.



- (2) The conversion from radians to angles is performed according to the following equation:

$$\text{Degree unit} = \text{Radian unit} \times \frac{180}{\pi}$$

- (3) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program converts the radian value set with 64-bit floating decimal point type real number at D20 to D23 to angles, and stores the result as a BCD value at Y40 to Y4F.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DEGD	D20 D10
4	INTD	D10 D0
7	BCD	D0 K4Y40
9	END	


[Operations involved when the values at D20 to D23 are 1.435792]



# 7.12.17 POW, POWP



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- Ⓢ1 : Exponentiation recipient data or head number of the devices where the exponentiation recipient data are stored (real number)
- Ⓢ2 : Exponentiation data or head number of the devices where the data are stored (real number)
- Ⓧ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	—	○	○	○	△ <sup>*1</sup>	—	
Ⓢ2	—	○	—	○	○	○	△ <sup>*1</sup>	—	
Ⓧ	—	○	—	○	○	○	—	—	

\*1: Available only for real number

## Function

- (1) This instruction raises the 32-bit floating-point data type real number specified by Ⓢ1 to the number nth specified by Ⓢ2 power, and then stores the operation result into the device specified by Ⓧ.



- (2) The following shows the values to be specified by and stored into Ⓢ1 or Ⓢ2.  
 $0, 2^{-126} \leq | \text{Set values (Storage values)} | < 2^{128}$
- (3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The values specified by Ⓢ1 or Ⓢ2 is not within the following range: $0, 2^{-126} \leq   \text{Specified value (storage value)}   < 2^{128}$ The value of Ⓢ1 or Ⓢ2 is -0.	—	—	—	—	○	○
4141	The operation result is within the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

(1) The following program raises the 32-bit floating-point data type real number data specified by D0 and D1 to the data specified by (D10 and D11)th power, when X10 is turned on. Then the program stores the operation result into D20 and D21.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM402
1	EMOV	E022 D0
4	EMOV	E12 D10
7	LD	X10
8	POW	D0 D10 D20
12	END	


[Operation]



## 7.12.18 POWD, POWDP



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- Ⓢ1 : Exponentiation recipient data or head number of the devices where the exponentiation recipient data are stored (real number)
- Ⓢ2 : Exponentiation data or head number of the devices where the data are stored (real number)
- ⓓ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	JWD		UWD	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	—	—	○	—	—	△ *1	—
Ⓢ2	—	○	—	—	○	—	—	△ *1	—
ⓓ	—	○	—	—	○	—	—	—	—

\*1: Available only for real number

## Function

(1) This instruction raises the 64-bit floating-point data type real number specified by Ⓢ1 to the number nth specified by Ⓢ2 power, and then stores the operation result into the device specified by ⓓ.



(2) The following shows the values to be specified by and stored into Ⓢ1 or Ⓢ2

$$0, 2^{-1022} \leq | \text{Set values (Storage values)} | < 2^{1024}$$

(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0.



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The value specified by ③ or ④ is out of the range shown below. $0, 2^{-1022} \leq   \text{Set value (storage value)}   < 2^{1024}$ The value of ③ or ④ is -0.	—	—	—	—	○	○
4141	The operation result is within the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

(1) The following program raises the 64-bit floating-point data type real number specified by D200 to D203 to the number nth specified by D0 to D3 power, when X10 is turned on. Then the program stores the operation result into D100 to D103.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM402
1	EDMOV	E15.6 D200
4	EDMOV	E3 D0
7	LD	X10
8	POWD	D200 D0 D100
12	END	


[Operation]



## 7.12.19 SQR, SQRP

Ver. Basic High performance Process Redundant Universal LCPU

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



③ : Data of which the square root is obtained or head number of the devices where the data is stored (real number)

④ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	JWD		UWD	Zn	Constants E	Other
	Bit	Word		Bit	Word				
③	—	○	—	○	○ <sup>*1</sup>	○	○	—	
④	—	○	—	○	○ <sup>*1</sup>	○	—	—	


\*1: Applicable for the Universal model QCPU, LCPU.

7

7.12 Special function instructions  
7.12.19 SQR, SQRP

## Function

- (1) Returns the square root of the value designated at (S), and stores the operation result in the device number designated at (D).



- (2) Only positive values can be designated by (S). (Operation cannot be performed on negative numbers.)

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in (S) is negative.	○	○	○	○	○	—
	The specified device value is -0.*2	○	○	○	○	—	—
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The specified device value is -0, unnormalized number, nonnumeric, or $\pm\infty$ .	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified.  
For details, refer to Page 88, Section 3.2.4.

## Program Example

- (1) The following program seeks the square root of the value set by the 4 BCD digits from X20 to X2F, and stores the result as a 32-bit floating decimal point type real number at D0 and D1.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	BIN	K4X20 D20
4	FLT	D20 D10
7	SQRP	D10 D0
10	END	

[Operations involved when value designated by X20 to X2F is 650]



# 7.12.20 SQRD, SQRDP

✗ Basic
✗ High performance
✗ Process
✗ Redundant
Universal
LCPU




- Ⓢ : Data of which the square root is obtained or head number of the devices where the data is stored (real number)
- Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—		○			—		○	—
Ⓣ	—		○			—		—	—

## Function

- (1) Returns the square root of the value designated at Ⓢ, and stores the operation result in the device number designated at Ⓣ.



- (2) Only positive values can be designated by Ⓢ. (Operation cannot be performed on negative numbers.)
- (3) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in Ⓢ is negative.	—	—	—	—	○	○
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

- (1) The following program seeks the square root of the value set by the 4 BCD digits from X20 to X2F, and stores the result as a 64-bit floating decimal point type real number at D0 to D3.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	BIN	K4X20 D20
3	FLTD	D20 D10
6	SQRD	D10 D0
9	END	


[Operations involved when value designated by X20 to X2F is 650]



## 7.12.21 EXP, EXPP



• Basic model QCPU: The serial number (first five digits) is "04122" or later.




- Ⓢ : Data of which the exponential value is obtained or head number of the devices where the data is stored (real number)
- ⓓ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○ <sup>*1</sup>	—	—	—	
ⓓ	—	○	—	○	○ <sup>*1</sup>	—	—	—	

\*1: Applicable for the Universal model QCPU, LCPU.

## Function

- (1) Returns the exponent of the value designated by Ⓢ, and stores the results of the operation at the device designated by ⓓ.



- (2) Exponent operations are calculated taking the base (e) to be "2.71828".

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The operation result is not within the following range: $2^{-126} \leq   \text{Operation result}   < 2^{128}$	—	○	—	—	—	—
	The operation result is not within the following range: $2^{-126} \leq   \text{Operation result}   < 2^{128}$	○	—	○	○	—	—
	The specified device value is -0.*2	○	○	○	○	—	—
4140	The specified device value is -0, unnormalized number, nonnumeric, or $\pm\infty$ .	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

\*2: There are CPU modules that will not result in an operation error if -0 is specified.  
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program performs an exponent operation on the value set by the 2 BCD digits at X20 to X27, and stores the results as a 32-bit floating decimal point real number at D0 and D1.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	BIN	K3X20 D20
4	LD	X1
5	*	D20 K-1 D20
8	LD>	D20 K89
11	OR<	D20 K-88
14	OUT	M1
15	LDI	M1
16	FLT	D10 D10
19	EXP	D10 D0
22	END	

[Operations involved when value designated by X20 to X27 is 13]



\*4: The operation result will be under  $2^{129}$  if the BCD value of X20 to X27 is less than 89, from the calculation  $\log_e 2^{129} = 89.4$ . Because setting a value of over 90 will return an operation error, turn M1 ON if a value of over 90 has been set to avoid the error.


**Point**

Conversion from natural logarithm to common logarithm  
 In the CPU module, calculation is made using a natural logarithm.

To obtain a common logarithm value, enter in, (S) a common logarithm value divided by 0.43429.

$$10^x = e^{\frac{x}{0.43429}}$$

## 7.12.22 EXPD, EXPDP




- (S) : Data of which the exponential value is obtained or head number of the devices where the data is stored (real number)
- (D) : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
(S)	—	○				—		○	—
(D)	—	○				—		—	—

### Function

- (1) Returns the exponent of the value designated by (S), and stores the results of the operation at the device designated by (D).



- (2) Exponent operations are calculated taking the base (e) to be "2.71828".
- (3) When the operation results in -0 or an underflow, the result is processed as 0.

### Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

# Program Example

(1) The following program performs an exponent operation on the value set by the 2 BCD digits at X20 to X31, and stores the results as a 64-bit floating decimal point real number at D0 to D3.

[Ladder Mode]




Inputs data used for exponent operation (①).  
 Checks the range of the value used for operation. \*1  
 Converts the input data into a 64-bit floating-point real number (②).  
 Executes exponent operation (③).

[List Mode]

Step	Instruction	Device
0	LD	X0
1	BIN	K3X20 D20
4	LD>	D20 K709
7	OUT	MO
8	LDI	MO
9	FLTD	D20 D10
12	EXPD	D10 D0
15	END	

[Operations involved when value designated by X20 to X31 is 13]



\*1: The operation result will be under  $2^{1024}$  if the BCD value of X20 to X31 is less than 709, from the calculation  $\log_2 2^{1024} = 709.7832$ .  
 Because setting a value of over 710 will return an operation error, turn M0 ON if a value of over 710 has been set to avoid the error.

## Point

Conversion from natural logarithm to common logarithm

In the CPU module, calculation is made using a natural logarithm.


To obtain a common logarithm value, enter in,  $\textcircled{S}$  a common logarithm value divided by 0.43429.

$$10^x = e^{\frac{x}{0.43429}}$$

# 7.12.23 LOG, LOGP

Ver. **Basic** High performance **Process** Redundant **Universal** **LCPU**

• Basic model QCPU: The serial number (first five digits) is "04122" or later.




- Ⓢ : Data of which the natural logarithm is obtained or head number of the devices where the data is stored (real number)
- Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	○ <sup>*1</sup>	○	—	—	
Ⓣ	—	○	—	○	○ <sup>*1</sup>	—	—	—	

\*1: Applicable for the Universal model QCPU, LCPU.

## Function

- Returns the natural logarithm of the value designated by Ⓢ taking (e) as base, and stores operation results at device designated by Ⓣ.



- Only positive values can be designated by Ⓢ. (Operation cannot be performed on negative numbers.)

## Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in Ⓢ is negative.	○	○	○	○	○	—
	The value specified in Ⓢ is 0.	○	○	○	○	○	—
	The specified device value is -0. <sup>*2</sup>	○	○	○	○	—	—
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$	—	—	—	—	○	○
	The specified device value is -0, unnormalized number, nonnumeric, and $\pm\infty$ .	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○


\*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.



## Program Example

(1) The following program seeks the natural logarithm of the value "10" set by D50, and stores the result at D30 and D31.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	MOV	K10 D50
3	FLT	D50 D40
6	LOG	D40 D30
9	END	

[Operation]



## 7.12.24 LOGD, LOGDP




Ⓢ : Data of which the natural logarithm is obtained or head number of the devices where the data is stored (real number)

ⓓ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J <small>0</small>		U <small>0</small> G <small>0</small>	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						○	—
ⓓ	—	○						—	—

## Function

(1) Returns the natural logarithm of the value designated by Ⓢ taking (e) as base, and stores operation results at device designated by ⓓ.



(2) Only positive values can be designated by Ⓢ. (Operation cannot be performed on negative numbers.)

(3) When the operation results in -0 or an underflow, the result is processed as 0.

7

7.12 Special function instructions  
7.12.24 LOGD, LOGDP

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in ⑤ is negative. The value specified in ⑤ is 0.	—	—	—	—	○	○
4140	The specified device value is not within the following range: $0, 2^{-1022} \leq   \text{Specified device value}   < 2^{1024}$ The specified device value is -0.	—	—	—	—	○	○
4141	The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

(1) The following program seeks the natural logarithm of the value "10" set by D50, and stores the result at D30 to D33.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	MOV	K10 D50
3	FLTD	D50 D40
6	LOGD	D40 D30
9	END	


[Operation]



# 7.12.25 LOG10, LOG10P

Basic
High performance
Process
Redundant
Ver.
Universal
LCP

• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.




- Ⓢ : Data of which the common logarithm is obtained or head number of the devices where the data are stored (real number)
- Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants E	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○	—	○	—	—	△ *1	—	
Ⓣ	—	○	—	○	—	—	—	—	

\*1: Available only for real number.

## Function

- (1) This instruction obtains the value specified by Ⓢ for common logarithm (logarithm with base 10), and then stores the operation result into the device specified by Ⓣ.



- (2) Only positive values can be specified by Ⓢ. (Operation cannot be performed on negative numbers.)
- (3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCP
4100	The value specified in Ⓢ is negative. The value specified in Ⓢ is 0.	—	—	—	—	○	○
4140	The specified device value is not within the following range: $0, 2^{-126} \leq   \text{Specified device value}   < 2^{128}$ The value specified by Ⓢ is -0.	—	—	—	—	○	○
4141	The operation result is within the following range (when an overflow occurs): $2^{128} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

(1) The following program obtains the value for common logarithm of the 32-bit floating-point data type real number specified by D600 or D601, when X10 is turned on. Then the program stores the operation result into D123 or D124.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	M0
1	EMOV	E2.806 D600
4	LOG10	D600 D123
7	END	

[Operation]



## 7.12.26 LOG10D, LOG10DP

• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



Ⓢ : Data of which the common logarithm is obtained or head number of the devices where the data are stored (real number)


Ⓣ : Head number of the devices where the operation result will be stored (real number)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		△ *1	—
Ⓣ	—	○				—		—	—

\*1: Available only for real number.

## Function

(1) This instruction obtains the value specified by Ⓢ for common logarithm (logarithm with base 10), and then stores the operation result into the device specified by Ⓣ.



(2) Only positive values can be specified by Ⓢ. (Operation cannot be performed on negative numbers.)

(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value specified in ⑤ is negative. The value specified in ⑤ is 0.	—	—	—	—	○	○
4140	The specified device value is not within the following range: $0, 2^{1022} \leq   \text{Specified device value}   < 2^{1024}$ The value specified by ⑤ is -0.	—	—	—	—	○	○
4141	The operation result is within the following range (when an overflow occurs): $2^{1024} \leq   \text{Operation result}  $	—	—	—	—	○	○

## Program Example

(1) This following program obtains the value for common logarithm of the 64-bit floating-point data type real number specified by D600 to D603 when M0 is turned on. Then the program stores the operation result into D123 to D126.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	EDMOV	E2.806 D600
7	LOG10D	D600 D123
10	END	


[Operation]



## 7.12.27 RND, RNDP, SRND, SRNDP

Ver. Basic High performance Process Redundant Universal LCPU

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



Ⓓ : Head number of the devices where random numbers will be stored (BIN 16 bits)

Ⓔ : Random number serial data or the first number of the devices where the random number serial data is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	JWD		UIG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓓ								—	—
Ⓔ								○	—

## Function

The random number generation instruction generates random numbers conforming to a certain calculation formula. In the calculation using the formula, the result of previous calculation is used as a coefficient. The random series change instruction can change the random number generation pattern.

### RND

Generates random number of from 0 to 32767, and stores at device designated by ④.

### SRND


Updates random number series according to the 16-bit BIN data being stored in device designated by ⑤.

## Operation Error


(1) There is no operation error in the RND(P) or SRND(P) instruction.

## Program Example


(1) The following program stores random number at D100 when X10 is turned ON.



(2) The following program updates a random number series according to the contents of D0 when X10 is turned ON.



## 7.12.28 BSQR, BSQRP, BDSQR, BDSQRP



⑤ : Data of which the square root is obtained or the number of the device where the data is stored (BSQR(P): BCD 4 digits, BDSQR(P): BCD 8 digits)

④ : Head number of the devices where the square root calculation result will be stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	J <small>□</small> □ <small>□</small>		U <small>□</small> VG <small>□</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
⑤					○			○	—
④					○			—	—

## Function

### BSQR

- (1) Returns the square root of the value designated at  $\textcircled{S}$ , and stores the operation result in the device number designated at  $\textcircled{D}$ .

$$\sqrt{\textcircled{S}} = \boxed{\textcircled{D}} \text{ Integer part} . \boxed{\textcircled{D}+1} \text{ Decimal fraction part}$$

- (2) Values that can be designated at  $\textcircled{S}$  are BCD values with a maximum of 4 digits (from 0 to 9999).  
 (3) The operation results of  $\textcircled{D}$  and  $\textcircled{D}+1$  are stored as their respective BCD values of between 0 and 9999.  
 (4) Operation results are rounded off from the fifth decimal place.  
 For this reason, the fourth decimal place has an error of  $\pm 1$ .

### BDSQR

- (1) Calculates the square root of the values designated by  $\textcircled{S}$  and  $\textcircled{S}+1$  and stores the results at the device designated by  $\textcircled{D}$ .

$$\sqrt{\underbrace{\textcircled{S}+1 \quad \textcircled{S}}_{\text{2-word data}}} = \boxed{\textcircled{D}} \text{ Integer part} . \boxed{\textcircled{D}+1} \text{ Decimal fraction part}$$

- (2) BCD value of a maximum of 8 digits (0 to 99999999) can be designated by  $\textcircled{S}$  and  $\textcircled{S}+1$ .  
 (3) The operation results of  $\textcircled{D}$  and  $\textcircled{D}+1$  are stored as their respective BCD values of between 0 and 9999.  
 (4) Operation results are rounded off from the fifth decimal place.  
 For this reason, the fourth decimal place has an error of  $\pm 1$ .

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in $\textcircled{S}$ is not a BCD value.	—	○	○	○	○	○

## Program Example

- (1) The following program calculates the square root of BCD value 1325 and outputs the integer part to the 4 BCD digits from Y50 to Y5F, and the decimal fraction part to the 4 BCD digits from Y40 to Y4F.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	MOV	H1325 D0
3	BSQR	D0 D1
6	MOV	D1 K4Y50
8	MOV	D2 K4Y40
10	END	

[Operation]



(2) The following program calculates the square root of BCD value 74625813 and outputs the integer part of the result to the 4 BCD digits at Y50 to Y5F, and the decimal fraction part to the 4 BCD digits from Y40 to Y4F.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	DMOV	H74625813 D0
4	BDSQR	D0 D2
7	MOV	D2 K4Y50
9	MOV	D3 K4Y40
11	END	

[Operation]



## 7.12.29 BSIN, BSINP



Ⓢ : Data of which the SIN (sine) value is obtained or the number of the device where the data is stored (BCD 4 digits)

ⓓ : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	J <small>EN</small>		U <small>NGO</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○			—
ⓓ	—	○				—			—



## Function

- Calculates the SIN (sine) value of value (angle) designated by  $\textcircled{S}$ , and stores the sign of the operation result in the device designated at  $\textcircled{D}$ , and the operation result in the devices designated at  $\textcircled{D}+1$  and  $\textcircled{D}+2$ .

$$\text{SIN } \textcircled{S} = \begin{array}{|c|} \hline \textcircled{D} \\ \hline \text{Sign} \\ \hline \end{array} \begin{array}{|c|} \hline \textcircled{D} + 1 \\ \hline \text{Integer part} \\ \hline \end{array} \begin{array}{|c|} \hline \textcircled{D} + 2 \\ \hline \text{Decimal fraction part} \\ \hline \end{array}$$

- The value designated at  $\textcircled{S}$  is a BCD value which can be between 0 and 360 degrees (in units of degrees).
- The sign for the operation result stored in  $\textcircled{D}$  will be "0" if the result is a positive value, and "1" if the result is a negative value.
- The operation results stored in  $\textcircled{D}+1$  and  $\textcircled{D}+2$  are BCD values between -1.000 and 1.000.
- Operation results are rounded off from the fifth decimal place.

## Operation Error


- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in $\textcircled{S}$ is not a BCD value. The data specified in $\textcircled{S}$ is not within the range from 0 to 360.	—	○	○	○	○	○
4101	The points of the device specified in $\textcircled{D}$ exceed those of the corresponding device.	—	—	—	—	○	○

## Program Example

- The program example below calculates the SIN of 3-digit BCD data designated by X20 to X2B, and outputs a 1-digit BCD part to the integer part from Y50 to Y53, and a 4-digit BCD fraction part from Y40 to Y4F. Y60 is turned ON if the results of the operation are negative. (If a value has been set at X20 to X2F that is greater than 360, it will be adjusted to be in the range from 0 to 360.)


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	SM400
1	B/	K3X20 H360 D10
5	BSIN	D11 D20
8	MOV	D21 K1Y50
11	MOV	D22 K4Y40
13	LD	D20.0
14	OUT	Y60
15	END	

[Operations involved when value designated by X20 to X2B is 590]



## 7.12.30 BCOS, BCOSP



Ⓢ : Data of which the COS (cosine) value is obtained or head number of the devices where the data is stored (BCD 4 digits)

Ⓣ : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○			—
Ⓣ	—	○				—			—

### Function

- Calculates COS (cosine) value of value (angle) designated by Ⓢ, then stores the sign for the operation result in the word device designated by Ⓣ, and the operation result in the word device designated by Ⓣ+1 and Ⓣ+2.

$$\text{COS } \textcircled{\text{S}} = \begin{array}{|c|} \hline \textcircled{\text{D}} \\ \hline \text{Sign} \\ \hline \end{array} \begin{array}{|c|} \hline \textcircled{\text{D}} + 1 \\ \hline \text{Integer part} \\ \hline \end{array} \begin{array}{|c|} \hline \textcircled{\text{D}} + 2 \\ \hline \text{Decimal fraction part} \\ \hline \end{array}$$

- The value designated at Ⓢ is a BCD value which can be between 0 and 360 degrees (in units of degrees).
- The sign for the operation result stored in Ⓣ will be "0" if the result is a positive value, and "1" if the result is a negative value.
- The operation results stored in Ⓣ+1 and Ⓣ+2 are BCD values between -1.000 and 1.000.
- Operation results are rounded off from the fifth decimal place.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in ③ is not a BCD value. The data specified in ③ is not in the range from 0 to 360.	—	○	○	○	○	○
4101	The points of the device specified in ④ exceed those of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program calculates the cosine of the data designated by the 3 BCD digits from X20 to X2B and outputs the integer part of the result to 1 BCD digit from Y50 to Y53, and the decimal fraction part of the result to the 4 BCD digits from Y40 to Y4F.

Y60 is turned ON if the results of the operation are negative.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	B/	K3X20 H360 D10
5	BCOS	D11 D20
8	MOV	D21 K1Y50
11	MOV	D22 K4Y40
13	LD	D20.0
14	OUT	Y60
15	END	

[Operations involved when value designated by X20 to X2B is 430]



# 7.12.31 BTAN, BTANP

Basic
High performance
Process
Redundant
Universal
LCPU



S : Data of which the TAN (tangent) value is obtained or head number of the devices where the data is stored (BCD 4 digits)  
 D : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
S	○	○				○			—
D	—	○				—			—

## Function

- Calculates TAN (tangent) value for value (angle) designated by S, and stores the sign for the operation result in the word device designated by D, and the operation result in the word device designated by D+1 and D+2.

$$\text{TAN } S = \begin{array}{|c|} \hline D \\ \hline \text{Sign} \end{array} \begin{array}{|c|} \hline D+1 \\ \hline \text{Integer part} \end{array} \begin{array}{|c|} \hline D+2 \\ \hline \text{Decimal fraction part} \end{array}$$

- The value designated at S is a BCD value which can be between 0 and 360 degrees (in units of degrees).
- The sign for the operation result stored in D will be "0" if the result is a positive value, and "1" if the result is a negative value.
- The operation results stored at D+1 and D+2 are BCD values within the range of from -57.2901 and 57.2902.
- Operation results are rounded off from the fifth decimal place.

## Operation Error


- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in S is not a BCD value. The data specified in S is not in the range from 0 to 360. The data specified in S is 90° or 270°.	—	○	○	○	○	○
4101	The points of the device specified in D exceed those of the corresponding device.	—	—	—	—	○	○

## Program Example

- The following program calculates the tangent of the data stored in the 3 BCD digits from X20 to X2B, and stores the integer part of the results in the 4 BCD digits from Y50 to Y53, and the decimal fraction part in the 4 BCD digits from Y40 to Y4F.  
Y60 is turned ON if the results of the operation are negative.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	B/	K3X20 H360 D10
5	LD=	D11 H90
8	OR=	D11 H270
11	OUT	M1
12	LDI	M1
13	BTAN	D11 D20
16	MOV	D21 K1Y50
19	MOV	D22 K4Y40
21	LD	D20.0
22	OUT	Y60
23	END	

[Operations involved when X20 to X2B designate a value of 390]



# 7.12.32 BASIN, BASINP

Basic
High performance
Process
Redundant
Universal
LCPU



- Ⓢ : Number of the device where data of which the SIN<sup>-1</sup> (inverse sine) value is obtained is stored (BCD 4 digits)
- ⓓ : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○						—	—
ⓓ	○	○				○		—	—

## Function

- (1) Returns the  $\text{SIN}^{-1}$  (inverse sine) value of the value designated by (S) and stores operation results (angles) at device designated by (D).

$$\text{SIN}^{-1} \left( \begin{array}{|c|} \hline \text{(S)} \\ \hline \text{Sign} \\ \hline \end{array} \begin{array}{|c|} \hline \text{(S)+1} \\ \hline \text{Integer part} \\ \hline \end{array} \begin{array}{|c|} \hline \text{(S)+2} \\ \hline \text{Decimal fraction part} \\ \hline \end{array} \right) = \text{(D)}$$

- (2) A sign for the operation data is set at (S).  
If the operation data is a positive value, this is set at "0", and if it is a negative value, it is set at "1".
- (3) The part before the decimal point and fraction part are stored at (S)+1 and (S)+2 respectively, as BCD values.  
(Settings can be between 0 and 1.0000.)
- (4) Operation results stored at (D) are BCD values between 0 and 90 degrees, and 270 and 360 degrees (degree units).
- (5) Calculation results are a value from which the decimal fraction part has been rounded.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The data specified in (S) is not a BCD value. The data specified in (S) is not within the range from -1.0000 to 1.0000.	—	○	○	○	○	○
4101	The points of the device specified in (S) exceed those of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program performs a  $\text{SIN}^{-1}$  operation on the sign (positive when X0 is OFF, and negative when X0 is ON), the BCD 1-digit integer part from X30 to X33 and the BCD 4-digit decimal fraction part from X20 to X2F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	MOV	K1 D0
3	LDI	X0
4	MOV	K0 D0
6	LD	SM400
7	MOV	K1X30 D1
10	MOV	K4X20 D2
12	LD=	D1 K1
15	AND<>	D2 K0
18	OR>	D1 K1
21	OUT	M0
22	LDI	M0
23	BASIN	D0 K4Y40
26	END	

[Operations involved when X20 to X33 designates value of 0.4753]



### 7.12.33 BACOS, BACOSP



- Ⓢ : Number of the device where data of which the COS<sup>-1</sup> (inverse cosine) value is obtained is stored (BCD 4 digits)
- Ⓣ : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		—	
Ⓣ	○	○				○		—	

### Function

- Returns the COS<sup>-1</sup> (inverse cosine) value of the value designated by Ⓢ, and stores operation results at device designated by Ⓣ.

$$\text{COS}^{-1} \left( \begin{array}{|c|} \hline \text{Ⓢ} \\ \hline \text{Sign} \end{array} \begin{array}{|c|} \hline \text{Ⓢ}+1 \\ \hline \text{Integer part} \end{array} \begin{array}{|c|} \hline \text{Ⓢ}+2 \\ \hline \text{Decimal fraction part} \end{array} \right) = \text{Ⓣ}$$

- A sign for the operation data is set at Ⓢ. If the operation data is a positive value, this is set at "0", and if it is a negative value, it is set at "1".
- The part before the decimal point and fraction part are stored at Ⓢ+1 and Ⓢ+2 respectively, as BCD values. (Settings can be between 0 and 1.0000.)
- The operation results stored at Ⓣ will be a BCD value in the range of between 0 and 180° (degree units).
- Calculation results are a value from which the decimal fraction part has been rounded.

7

7.12 Special function instructions  
7.12.33 BACOS, BACOSP

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The operation data specified in ⑤ is not a BCD value. The operation data specified in ⑤ is not in the range from -1.0000 to 1.0000.	—	○	○	○	○	○
4101	The points of the device specified in ⑤ exceed those of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program performs a  $\text{COS}^{-1}$  operation on the sign (positive when X0 is OFF, and negative when X0 is ON), the BCD 1-digit integer part from X30 to X33 and the BCD 4-digit decimal fraction part from X20 to X2F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.

[Ladder Mode]




[List Mode]


Step	Instruction	Device
0	LD	X0
1	MOV	K1 D0
3	LD I	X0
4	MOV	K0 D0
6	LD	SM400
7	MOV	K1X30 D1
10	MOV	K4X20 D2
12	LD=	D1 K1
15	AND<>	D2 K0
18	OR>	D1 K1
21	OUT	MO
22	LD I	MO
23	BACOS	D0 K4Y40
26	END	



[Operations involved if X0 and X20 to X33 designate a value of -0.7650]



## 7.12.34 BATAN, BATANP



- Ⓢ : Number of the device where data of which the  $TAN^{-1}$  (inverse tangent) value is obtained is stored (BCD 4 digits)
- Ⓣ : Head number of the devices where the operation result will be stored (BCD 4 digits)

Setting Data	Internal Devices		R, ZR	JOG		U:IG	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		—	
Ⓣ	○	○				○		—	

### Function

- Performs  $TAN^{-1}$  (inverse tangent) on value designated by Ⓢ and stores operation results (angles) at device designated by Ⓣ.

$$TAN^{-1} \left( \begin{array}{|c|} \hline \text{Ⓢ} \\ \hline \text{Sign} \\ \hline \end{array} \begin{array}{|c|} \hline \text{Ⓢ}+1 \\ \hline \text{Integer part} \\ \hline \end{array} \begin{array}{|c|} \hline \text{Ⓢ}+2 \\ \hline \text{Decimal fraction part} \\ \hline \end{array} \right) = \text{Ⓣ}$$

- A sign for the operation data is set at Ⓢ.  
If the operation data is a positive value, this is set at "0", and if it is a negative value, it is set at "1".
- The part before the decimal point and fraction part are stored at Ⓢ+1 and Ⓢ+2 respectively, as BCD values.  
(Values from 0 to 9999.9999 can be set.)
- Operation results stored at Ⓣ are BCD values between 0 and 90 degrees, and 270 and 360 degrees (degree units).
- Calculation results are a value from which the decimal fraction part has been rounded.

### Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The operation data specified in Ⓢ is not a BCD value.	—	○	○	○	○	○
4101	The points of the device specified in Ⓢ exceed those of the corresponding device.	—	—	—	—	○	○


7

7.12 Special function instructions  
7.12.34 BATAN, BATANP

## Program Example

- (1) The following program performs a  $TAN^{-1}$  operation on the sign (positive when X0 is OFF, and negative when X0 is ON), the BCD 4-digit integer part from X20 to X2F and the BCD 4-digit decimal fraction part from X30 to X3F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	MOV	K1 D0
3	LD I	X0
4	MOV	K0 D0
6	LD	SM400
7	MOV	K4X20 D1
9	MOV	K4X30 D2
11	BATANP	D0 K4Y40
14	END	


[Operations involved when X0 and X20 to X2F designate a value of 1.2654]



# 7.13 Data Control Instructions

## 7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP

Basic High performance Process Redundant Universal LCPU



- Ⓢ1 : Lower limit value (minimum output threshold value) (BIN 16/32 bits)
- Ⓢ2 : Upper limit value (maximum output threshold value) (BIN 16/32 bits)
- Ⓢ3 : Input value to be controlled by the upper and lower limit control (BIN 16/32 bits)
- Ⓧ : Head number of the devices where the output value controlled by the upper and lower limit control will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J		U\G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1					○			○	—
Ⓢ2					○			○	—
Ⓢ3					○			○	—
Ⓧ					○			—	—

7


### Function

#### LIMIT

- (1) Controls the output value to be stored at the device designated by Ⓧ by checking whether the input value (BIN 16 bits) designated by Ⓢ3 is within the range of upper and lower limit values specified by Ⓢ1 and Ⓢ2 or not.

Output value is controlled in the way shown below:

- When Ⓢ1 Lower limit value > Ⓢ3 Input value ..... Ⓢ1 Lower limit value → Ⓧ Output value
- When Ⓢ2 Upper limit value < Ⓢ3 Input value ..... Ⓢ2 Upper limit value → Ⓧ Output value
- When Ⓢ1 Lower limit value ≤ Ⓢ3 Input value ≤ Ⓢ2 Upper limit value ..... Ⓢ3 Input value Ⓧ → Output value





- (2) Values in the range from -32768 and 32767 can be designated at Ⓢ1, Ⓢ2, and Ⓢ3.
- (3) When control based only on upper limit values is performed, the lower limit value designated at Ⓢ1 is set at "−32678".
- (4) When control based only on lower limit values is performed, the upper limit value designated at Ⓢ2 is set at "32767".

7.13 Data Control Instructions  
7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP

## DLIMIT

- (1) The function controls the output value to be stored at the device designated by (D, D+1) by checking whether the input value (BIN 32 bits) designated by (S3, S3+1) is within the range of upper and lower limit values specified by (S1, S1+1) and (S2, S2+1) or not.



Value designated by (S1+1, S1)

- (2) The values designated by (S1, S1+1), (S2, S2+1), or (S3, S3+1) are within the range of -2147483648 to 2147483647.
- (3) To perform controls based only on the upper limit value, set the lower limit value designated by (S1, S1+1) to "-2147483648".
- (4) To perform controls based only on the lower limit value, set the upper limit value designated by (S2, S2+1) to "2147483647".

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The lower limit value specified in S1 is greater than the upper limit value specified in S2.	—	—	—	—	○	○

## Program Example

- (1) The following program conducts limit controls from 500 to 5000 on the data set as BCD values from X20 to X2F, and stores the result at D1 when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	BINP	K4X20 D0
4	LIMITP	K500 K5000 D0 D1
9	END	

[Operation]

- D1 becomes 500 if  $D0 < 500$ .

**Example**  $D0 = 400 \rightarrow D1 = 500$

- D1 becomes the value of D0 when  $500 \leq D0 \leq 5000$ .


**Example**  $D0 = 1300 \rightarrow D1 = 1300$

- D1 becomes 5000 when  $5000 < D0$ .

**Example**  $D0 = 9600 \rightarrow D1 = 5000$

(2) The following program conducts limit value controls from 10000 to 1000000 on the data set as BCD values from X20 to X3F when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	DBINP	K8X20 D0
4	DLIMIT	K10000 K1000000 D0 D10
11	END	

[Operation]

- (D11, D10) become 10000 if (D1, D0) are less than 10000.

**Example**  $(D1, D0) = 400 \rightarrow (D11, D10) = 10000$

- (D11, D10) become the value of (D1, D0) if  $10000 \leq (D1, D0) \leq 1000000$ .


**Example**  $(D1, D0) = 345678 \rightarrow (D11, D10) = 345678$

- (D11, D10) become 1000000 if  $1000000 < (D1, D0)$ .

**Example**  $(D1, D0) = 9876543 \rightarrow (D11, D10) = 1000000$

## 7.13.2 BAND, BANDP, DBAND, DBANDP

Basic High performance Process Redundant Universal LCPU



- Ⓢ1 : Lower limit value of dead band (no output band) (BIN 16/32 bits)
- Ⓢ2 : Upper limit value of dead band (no output band) (BIN 16/32 bits)
- Ⓢ3 : Input value to be controlled by a dead band control (BIN 16/32 bits)
- ⓈD : Head number of the devices where the output value controlled by the dead band control will be stored (BIN 16/32 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:IG	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1								○	—
Ⓢ2								○	—
Ⓢ3								○	—
ⓈD								—	—

7

7.13 Data Control Instructions  
7.13.2 BAND, BANDP, DBAND, DBANDP


## Function

### BAND

(1) Controls the output value to be stored at the device designated by (D) by checking whether the input value (BIN 16 bits) designated by (S3) is within the range of dead band upper and lower limit values specified by (S1) and (S2) or not.

Output value is controlled in the way shown below:

- When (S1) Lower limit value > (S3) Input value ..... (S3) Input value - (S1) Lower limit value → (D) Output value
- When (S2) Upper limit value < (S3) Input value ..... (S3) Input value - (S2) Upper limit value → (D) Output value
- When (S1) Lower limit value ≤ (S3) Input value ≤ (S2) Upper limit value ..... 0 → (D) Output value



(2) The values that can be designated by (S1), (S2), and (S3) are in the range of from -32768 to 32767.

(3) The output value stored at (D) is a signed 16-bit BIN value. Therefore, if the operation results exceed the range of from -32768 to 32767, the following will take place:

$$\text{When: } \left\{ \begin{array}{l} \text{Dead band lower limit value (S1) .....10} \\ \text{Input value (S3) .....-32768} \end{array} \right.$$


$$\text{Output value} = -32768 - 10 = 8000_{\text{H}} - A_{\text{H}} = 7\text{FF}6_{\text{H}} = 32758$$

### DBAND

(1) Controls the output value to be stored at the device designated by (D) by checking whether the input value (BIN 32 bits) designated by (S3, S3+1) is within the range of dead band upper and lower limit values specified by (S1, S1+1) and (S2, S2+1) or not.

Output value is controlled in the way shown below:

- When (S1+1) Lower limit value > (S3+1) Input value ..... (S3+1) Input value - (S1+1) Lower limit value → (D+1) Output value
- When (S2+1) Upper limit value < (S3+1) Input value ..... (S3+1) Input value - (S2+1) Upper limit value → (D+1) Output value
- When (S1+1) Lower limit value ≤ (S3+1) Input value ≤ (S2+1) Upper limit value ..... 0 → (D+1) Output value



(2) The values designated by (S1, S1+1), (S2, S2+1), or (S3, S3+1) are within the range of from -2147483648 to 2147483647.

- (3) The output value stored at  $\textcircled{D}$ ,  $\textcircled{D}+1$  is a signed 32-bit BIN value. Therefore, if the operation results exceed the range of from -2147483648 to 2147483647, the following takes place:

When :  $\left\{ \begin{array}{l} \text{Dead band lower limit value } (\textcircled{S}), (\textcircled{S}+1) \dots\dots\dots 1000 \\ \text{Input value } (\textcircled{S}), (\textcircled{S}+1) \dots\dots\dots -2147483648 \end{array} \right.$

$$\text{Output value} = -2147483648 - 1000 = 80000000_{\text{H}} - 000003\text{E}8_{\text{H}}$$

$$= 7\text{FFFC}18_{\text{H}} = 2147482648$$

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The lower limit value specified in $\textcircled{S}$ is greater than the upper limit value specified in $\textcircled{S}$ .	—	—	—	—	○	○

## Program Example

- (1) The following program performs the dead band control by applying the lower and upper limits of 0 and 1000 for the data set in BCD at X20 to X2F and stores the result of control at D1 when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	BINP	K4X20 D0
4	BANDP	K0 K1000 D0 D1
9	END	

[Operation]

- "0" is stored at D1 if  $0 \leq D0 \leq 1000$ .


**Example**  $D0 = 500 \rightarrow D1 = 0$

- The value of  $(D0) - 1000$  is stored at D1 if  $1000 < D0$ .

**Example**  $D0 = 7000 \rightarrow D1 = 6000$

- (2) The following program performs the dead band control by applying the lower and upper limits of -10000 and 10000 for the data set at D0 and D1 and stores the result of control at D10 and D11 when X0 is turned ON

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	DBANDP	K-10000 K10000 D0 D10
8	END	

[Operation]

- The value  $(D1, D0) - (-10000)$  is stored at  $(D11, D10)$  if  $(D1, D0) < (-10000)$ .

**Example**  $(D1, D0) = -12345 \rightarrow (D11, D10) = -2345$

- The value 0 is stored at  $(D11, D10)$  if  $-10000 \leq (D1, D0) \leq 10000$ .


**Example**  $(D1, D0) = 6789 \rightarrow (D11, D10) = 0$

- The value  $(D1, D0) - 10000$  is stored at  $(D11, D10)$  if  $10000 < (D1, D0)$ .

**Example**  $(D1, D0) = 50000 \rightarrow (D11, D10) = 40000$

# 7.13.3 ZONE, ZONEP, DZONE, DZONEP

Basic High performance Process Redundant Universal LCPU



- Ⓢ1 : Negative bias value to be added to an input value (BIN 16/32 bits)
- Ⓢ2 : Positive bias value to be added to an input value (BIN 16/32 bits)
- Ⓢ3 : Input value used for a zone control (BIN 16/32 bits)
- Ⓓ : Head number of the devices where the output value controlled by the zone control will be stored (BIN 16/32 bits).


Setting Data	Internal Devices		R, ZR	J <small>0</small> Ⓢ		U <small>0</small> V <small>0</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1					○			○	—
Ⓢ2					○			○	—
Ⓢ3					○			○	—
Ⓓ					○			—	—

## Function

### ZONE

- (1) Adds bias value designated by Ⓢ1 or Ⓢ2 to input value designated by Ⓢ3, and stores at device number designated by Ⓓ. Bias values are calculated in the following manner:

- When Ⓢ3 Input value < 0..... Ⓢ3 Input value + Ⓢ1 Negative bias value → Ⓓ Output value
- When Ⓢ3 Input value = 0..... 0 → Ⓓ Output value
- When Ⓢ3 Input value > 0..... Ⓢ3 Input value + Ⓢ2 Positive bias value → Ⓓ Output value



- (2) The values that can be designated by Ⓢ1, Ⓢ2, and Ⓢ3 are in the range of from -32768 to 32767.
- (3) The output value stored at Ⓓ is a signed 16-bit BIN value. Therefore, if the operation results exceed the range of -32768 to 32767, the following will take place:

When: {

- Negative bias value Ⓢ1.....-100
- Input value Ⓢ3.....-32768



Output value = -32768 + (-100) = 8000<sub>H</sub> + FF9C = 7F9C<sub>H</sub> = 32668



### DZONE

- (1) Adds bias value designated by (S1, S1+1) or (S2, S2+1) to input value designated by (S3, S3+1), and stores the result at device number designated by (D, D+1).

Addition of the bias value is performed as follows:



- (2) The values designated by (S1, S1+1), (S2, S2+1), or (S3, S3+1) are within the range of from -2147483648 to 2147483647.
- (3) The value stored at (D, D+1) is a signed 32-bit BIN value.  
Therefore, if the operation results exceed the range of from -2147483648 to 2147483647, the following takes place:

When:  $\left\{ \begin{array}{l} \text{Negative bias value (S1, S1+1)} \dots\dots\dots -1000 \\ \text{Input value (S3, S3+1)} \dots\dots\dots -2147483648 \end{array} \right.$

$$\begin{aligned} \text{Output value} &= -2147483648 + (-1000) = 80000000_H + \text{FFFFFC18}_H \\ &= 7\text{FFFFC18} = 2147482648. \end{aligned}$$


### Operation Error

- (1) There is no operation error in the ZONE(P) or DZONE(P) instruction.

### Program Example

- (1) The following program performs zone control by applying negative and positive bias values of -100 to 100 for the data set at D0 and stores the result of control at D1 when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	ZONEP	K-100 K100 D0 D1
6	END	

[Operation]

- The value (D0) + (-100) is stored at D1 if D0 < 0.

**Example** D0 = -200 → D1 = -300

- The value 0 is stored at D1 if D0 = 0.
- The value of (D0) + 100 is stored at D1 if 0 < D0.


**Example** D0 = 700 → D1 = 800

# SCL, SCLP, DSCL, DSCLP

(2) The following program performs zone control by applying negative and positive bias values of -10000 to 10000 for the data set at D0 and D1 and stores the result of control at D10 and D11 when X1 is turned ON.

[Ladder Mode]

[List Mode]



[Operation]

- The value  $(D1, D0) + (-10000)$  is stored at  $(D11, D10)$  if  $(D1, D0) < 0$ .

**Example**  $(D1, D0) = -12345 \rightarrow (D11, D10) = -22345$


- The value 0 is stored at  $(D11, D10)$  if  $(D1, D0) = 0$ .
- The value  $(D1, D0) + 10000$  is stored at  $(D11, D10)$  if  $0 < (D1, D0)$ .

**Example**  $(D1, D0) = 50000 \rightarrow (D11, D10) = 60000$



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

## 7.13.4 SCL, SCLP, DSCL, DSCLP



- Ⓢ1 : Input values for scaling or head number of the device where input values are stored (BIN 16/32 bits)
- Ⓢ2 : Head number of the devices where scaling conversion data are stored (BIN 16/32 bits)
- Ⓧ : Head number of the devices where output values depending on scaling are stored (BIN 16/32 bits).

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	○			○		○	—
Ⓢ2	—	○	○			—		—	—
Ⓧ	—	○	○			○		—	—

## Function


### SCL(P)

(1) This instruction executes scaling for the scaling conversion data (16-bit data units) specified by Ⓢ2 with the input value specified by Ⓢ1, and then stores the operation result into the devices specified by Ⓧ.

The scaling conversion is executed based on the scaling conversion data stored in the device specified by Ⓢ2 and up.

Setting item	Device assignment	
Number of coordinate points	Ⓢ2	
Point 1	X coordinate	Ⓢ2 <sub>r1</sub>
	Y coordinate	Ⓢ2 <sub>r2</sub>
Point 2	X coordinate	Ⓢ2 <sub>r3</sub>
	Y coordinate	Ⓢ2 <sub>r4</sub>
Point n	X coordinate	Ⓢ2 <sub>r2n-1</sub>
	Y coordinate	Ⓢ2 <sub>r2n</sub>

\*n indicates the number of coordinates specified by (S2).



- (2) If the value does not result in an integer, this instruction rounds the value to the whole number.
- (3) Set the X coordinate of the scaling conversion data in ascending order.
- (4) Set the input value (S1) within the range of the scaling conversion data (within the range of (S2) devices).
- (5) If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.
- (6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.

**DSCL(P)**


- (1) This instruction executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified (S1), and then stores the operation result into the devices specified by (D).

The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up.

Scaling conversion data component

Setting item	Device assignment
Number of coordinate points	(S2) <sup>+1</sup> , (S2)
Point 1	X coordinate (S2) <sup>+3</sup> , (S2) <sup>+2</sup>
	Y coordinate (S2) <sup>+5</sup> , (S2) <sup>+4</sup>
Point 2	X coordinate (S2) <sup>+7</sup> , (S2) <sup>+6</sup>
	Y coordinate (S2) <sup>+9</sup> , (S2) <sup>+8</sup>
Point n	X coordinate (S2) <sup>+4n-1</sup> , (S2) <sup>+4n-2</sup>
	Y coordinate (S2) <sup>+4n+1</sup> , (S2) <sup>+4n</sup>

※n indicates the number of coordinates specified by (S2).



- (2) If the value does not result in an integer, this instruction rounds the value to the whole number.
- (3) Set the X coordinate of the scaling conversion data in ascending order.
- (4) Set the input value (S1) within the range of the scaling conversion data (within the range of (S2) and (S2)+1 devices).
- (5) If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.
- (6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.

**Point**

- (1) There are two searching methods that depend on whether SM750 is on or off.

SM750	Searching method	Range of number of searches
OFF	Sequential search	1 ≦ Number of times ≦ 32767
ON	Binary search	1 ≦ Number of times ≦ 15


- (2) When the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also changes. The number of searches determines the processing speed. Fewer number of searches make the processing run faster.

- (a) If the data processing speed with the sequential search rises:

If the number of coordinates is highest and the input value (S1) is within the coordinate range from 1 to 15 point, the number of sequential searches will be 15 or smaller. Therefore, the data processing speed with the sequential search will rise.

- (b) If the data processing speed with the binary search rises:

If the maximum number of searches is 15 and the input value (S1) is out of the coordinate range, 16 or over, the number of binary searches will be equal to the number of sequential numbers or smaller. Therefore, the data processing speed with the binary search will rise.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The X coordinates of the scaling conversion data positioned before the point specified in (S1) are not set in ascending order. (However, this error is not detected when SM750 is on.) The input value specified in (S1) is not within the range of the scaling conversion data set. The number of X and Y coordinates of the device specified in (S2) is not within the range from 1 to 32767.	—	—	—	—	○	○
4101	The number of X and Y coordinates of the device specified in (S2) is not within the specified range.	—	—	—	—	○	○

## Program Example

- (1) The following program executes scaling for the scaling conversion data of which the devices specified at D100 and up are set with the input value specified at D0, and then outputs the data at D20.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M100
1	SCL	D0 D100 D20
5	END	

[Operation]

Scaling conversion data component


Setting item	Device	Setting contents
Number of coordinate points	D100	K5
Point 1	X coordinate	D101 K5
	Y coordinate	D102 K13
Point 2	X coordinate	D103 K10
	Y coordinate	D104 K15
Point 3	X coordinate	D105 K17
	Y coordinate	D106 K13
Point 4	X coordinate	D107 K20
	Y coordinate	D108 K8
Point 5	X coordinate	D109 K25
	Y coordinate	D110 K22



### 7.13.5 SCL2, SCL2P, DSCL2, DSCL2P



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



- Ⓢ1 : Input values for scaling or head number of the device where input values are stored(BIN 16/32 bits)
- Ⓢ2 : Head number of the devices where scaling conversion data are stored(BIN 16/32 bits)
- Ⓧ : Head number of the devices where output values depending on scaling are stored(BIN 16/32 bits).

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○	○			○		○	—
Ⓢ2	—	○	○			—		—	—
Ⓧ	—	○	○			○		—	—

## Function

### SCL2(P)


- (1) This instruction executes scaling for the scaling conversion data (16-bit data units) specified by  $\text{S}2$  with the input value specified by  $\text{S}1$ , and then stores the operation result into the devices specified by  $\text{D}$ .

The scaling conversion is executed based on the scaling conversion data stored in the device specified by  $\text{S}2$  and up.

Scaling conversion data component

Setting item	Device assignment
Number of coordinate points	$\text{S}2$
X coordinate	Point 1 $\text{S}2_{+1}$
	Point 2 $\text{S}2_{+2}$
	...
	Point n $\text{S}2_{+n}$
Y coordinate	Point 1 $\text{S}2_{+n+1}$
	Point 2 $\text{S}2_{+n+2}$
	...
	Point n $\text{S}2_{+2n}$

\*n indicates the number of coordinates specified by (S2).



- (2) If the value does not result in an integer, this instruction rounds the value to the whole number.
- (3) Set the X coordinate of the scaling conversion data in ascending order.
- (4) Set the input value  $\text{S}1$  within the range of the scaling conversion data (within the range of  $\text{S}2$  devices).
- (5) If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.

### DSCL2(P)


- (1) This instruction executes scaling for the scaling conversion data (32-bit data units) specified by  $\text{S}2$  with the input value specified  $\text{S}1$ , and then stores the operation result into the devices specified by  $\text{D}$ .

The scaling conversion is executed based on the scaling conversion data stored in the device specified by  $\text{S}2$  and up.

Scaling conversion data component

Setting item	Device assignment
Number of coordinate points	$\text{S}2_{+1}$ , $\text{S}2$
X coordinate	Point 1 $\text{S}2_{+3}$ , $\text{S}2_{+2}$
	Point 2 $\text{S}2_{+5}$ , $\text{S}2_{+4}$
	...
	Point n $\text{S}2_{+2n+1}$ , $\text{S}2_{+2n}$
Y coordinate	Point 1 $\text{S}2_{+2n+3}$ , $\text{S}2_{+2n+2}$
	Point 2 $\text{S}2_{+2n+5}$ , $\text{S}2_{+2n+4}$
	...
	Point n $\text{S}2_{+4n+1}$ , $\text{S}2_{+4n}$

\*n indicates the number of coordinates specified by (S2).



- (2) If the value does not result in an integer, this instruction rounds the value to the whole number.
- (3) Set the X coordinate of the scaling conversion data in ascending order.
- (4) Set the input value  $\text{S}1$  within the range of the scaling conversion data (within the range of  $\text{S}2$  and  $\text{S}2+1$  devices).
- (5) If some specified points have same X coordinates, the Y coordinate data of the highest point number will be output.
- (6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.

### Point

When the coordinates of the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also change. The number of searches determines the processing speed. Fewer number of searches make the processing run faster.

For details, refer to Page 560, Section 7.13.4.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The X coordinates are not set in ascending order. The input value specified in ⑤ is not within the range of the scaling conversion data set. The number of X and Y coordinates of the device specified in ⑥ is not within the range from 1 to 32767.	—	—	—	—	○	○
4101	The number of X and Y coordinates of the device specified in ⑥ exceeds the specified range.	—	—	—	—	○	○

## Program Example

- (1) The following program executes scaling for the scaling conversion data of which the devices specified at D110 and up are set with the input value specified at D0, and then outputs the data at D200.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M100
1	SCL2	D0      D110      D200
5	END	

[Operation]

Scaling conversion data component


Setting item	Device	Setting contents
Number of coordinate points	D110	K5
X coordinate	Point 1	D111      K7
	Point 2	D112      K13
	Point 3	D113      K15
	Point 4	D114      K18
	Point 5	D115      K20
Y coordinate	Point 1	D116      K-14
	Point 2	D117      K-7
	Point 3	D118      K-15
	Point 4	D119      K-11
	Point 5	D120      K-18



# 7.14 File register switching instructions

## 7.14.1 RSET, RSETP

Basic High performance Process Redundant **Ver.** Universal LCPU  
 • Universal model QCPU: Models other than Q00UJCPU




Ⓢ : Block number data used to change the block number or the number of the device where the block number data is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ									—

### Function

- (1) Changes the file register block number used in the program to the block number stored in the device designated at Ⓢ. Following the block number change, all file registers used in the sequence program are processed to the file register of the block number after the change.

**Example** When switching block number from block No. 0 to block No. 1



### Point

When a file register (R) is refreshed and the block No. of the file register is switched with the RSET instruction, follow restrictions.  
 For the restrictions on file registers, refer to Page 119, Section 3.10.

### Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/Q00/Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The block number specified in Ⓢ does not exist.	—	—	—	—	○	○
4101	There is no file register for the specified block No.	—	—	—	—	○	○



# Program Example

(1) The following program compares R0 of block No. 0 and R0 of block No. 1.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	RSETP	K0
3	MOV P	RO D0
5	RSETP	K1
7	MOV P	RO D1
9	LD=	D0 D1
12	OUT	Y40
13	LD<	D0 D1
16	OUT	Y41
17	LD>	D0 D1
20	OUT	Y42
21	END	


[Operation]



## 7.14.2 QDRSET, QDRSETP



• Universal model QCPU: Models other than Q00UJCPU



Ⓢ : Character string data of the drive No./file name in which the file register is set, or head number of the devices where the character string data is stored (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—


7

7.14 File register switching instructions  
7.14.2 QDRSET, QDRSETP

## Function

- (1) Changes the file register file name used in the program to the file name being stored at the device designated by ⑤. After the file names have been changed, all the file registers being used by the sequence program process the file register of the renamed file.  
 The block No. of the file register of the renamed file is 0.  
 Block number switches are performed by the RSET instruction.

**Example** When switching from Drive No. 1/File name B to Drive No. 3/File name A



- (2) Drive number can be designated from 1 to 4.  
 (The drive number cannot be designated as drive 0 (program memory).)  
 Note that available drives vary depending on the CPU module used.  
 Refer to the manual of the CPU module and check the drives that can be specified.
- (3) It is not necessary to designate the extension (.QDR) with the file name.
- (4) A file name setting can be deleted by designating the NULL character (00H) for the file name.
- (5) File names designated with this instruction will be given priority even if a drive number and file name have been designated in the parameters.

### Point

- If the file name is changed with the QDRSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN. To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QDRSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.
- For refreshing a file register, do not change the file name of the file register with the QDRSET instruction. For restrictions on file registers, refer to Page 119, Section 3.10.

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The file name does not exist at the drive number specified in ⑤.	—	○	○	○	○	—

# Program Example

(1) The following program compares R0 of ABC in block No. 1 and R0 of DEF in block No. 1.


[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	QDRSETP	"1:ABC"
6	MOV	R0 D0
8	QDRSETP	"1:DEF"
13	MOV	R0 D1
15	LD=	D0 D1
18	OUT	Y40
19	LD<	D0 D1
22	OUT	Y41
23	LD>	D0 D1
26	OUT	Y42
27	END	

[Operation]



## 7.14.3 QCDSET, QCDSETP



Ⓢ : Character string data of the drive No./file name in which the comment file is set, or head number of the devices where the character string data is stored (character string)

Setting Data	Internal Devices		R, ZR	JOG		U:G	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—


7

7.14 File register switching instructions  
7.14.3 QCDSET, QCDSETP

## Function

- (1) Changes the file register file name used in the program to the file name being stored at the device designated by ⑤. After the file name change, comment data being used by the sequence program perform processing in relation to the comment data of the file name after the change.

**Example** When switching from Drive No. 1/File name B to Drive No. 4/File name B



- (2) Drive number can be designated from 1 to 4.  
 (The drive number cannot be designated as drive 0 (program memory).)  
 Note that available drives vary depending on the CPU module used.  
 Refer to the manual of the CPU module and check the drives that can be specified.
- (3) It is not necessary to designate the extension (.QCD) with the file name.
- (4) A file name setting can be deleted by designating the NULL character (00<sub>H</sub>) for the file name.
- (5) File names designated with this instruction will be given priority even if a drive number and file name have been designated in the parameters.

### Point

If the file name is changed with the QCDSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN.  
 To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QCDSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.

## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The file name does not exist at the drive number specified in ⑤.	—	○	○	○	○	○

## Program Example

- (1) The following program switches object file to file name ABC. QCD at drive No. 1 when X0 is ON, and to DEF. QCD at drive No. 3 when X1 is ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	QCDSETP	"1:ABC"
6	LD	X1
7	QCDSETP	"4:DEF"
12	END	


## Caution

- (1) This instruction will not be executed even when the execution command of this instruction is ON while SM721 (file access in execution) is ON for the Universal model QCPU and LCPU. Execute this instruction when SM721 is OFF.
- (2) For the LCPU, when drive 2 (SD memory card) is specified as the drive number, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

# 7.15 Clock instructions

## 7.15.1 DATERD, DATERDP

Basic High performance Process Redundant Universal LCPU




Ⓓ : Head number of the devices where the read clock data will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓓ	—	○					—		

### Function

- Reads "year, month, day, hour, minute, second, and day of week" from the clock element of the CPU module and stores it as BIN value to the device designated by Ⓓ or later device.



- The "year" at Ⓓ is stored as 4-digit year indication.
- The "day of week" at Ⓓ+6 is stored as 0 to 6 to represent the days Sunday to Saturday.

Day of week	Sun	Mon	Tue	Wed	Thu	Fri	Sat
Stored data	0	1	2	3	4	5	6

- Compensation is made automatically for leap years.

### Operation Error

- In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the device specified by Ⓓ exceeds the range of the corresponding device.	—	—	—	—	○	○


### Program Example

- The following program outputs the following clock data as BCD values:

```

Year .....Y70 to Y7F
Month.....Y68 to Y6F
Day .....Y60 to Y67
Hour.....Y58 to Y5F
Minute.....Y50 to Y57
Second .....Y48 to Y4F
Week .....Y44 to Y47
    
```


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	SM400
1	DATERD	D0
3	BCD	D0 K4Y70
6	BCD	D1 K2Y68
9	BCD	D2 K2Y60
12	BCD	D3 K2Y58
15	BCD	D4 K2Y50
18	BCD	D5 K2Y48
21	BCD	D6 K1Y44
24	END	

[Operation]



## 7.15.2 DATEWR, DATEWRP

Basic High performance Process Redundant Universal LCPU



Ⓢ : Head number of the devices where clock data to be written into the clock device is stored (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○							

7

7.15 Clock instructions  
7.15.2 DATEWR, DATEWRP

## Function

- (1) Writes clock data stored in the device number designated by Ⓢ or later device number to the clock element of the CPU module.



- (2) Each item is set as a BIN value.
- (3) The "year" at Ⓢ is designated by using four-digit year indication between 1980 to 2079.
- (4) Ⓢ+1 designates the "month" in values of from 1 to 12 (January to December).
- (5) Ⓢ+2 designates the "day" in values of from 1 to 31.
- (6) Ⓢ+3 designates the "hour" in values of from 0 to 23 (using 24-hour clock, from 0 hours to 23 hundred hours). (Uses the 24-hour clock.)
- (7) Ⓢ+4 designates the "minute" in values of from 0 to 59.
- (8) Ⓢ+5 designates the "second" in values of from 0 to 59.
- (9) Ⓢ+6 designates the "day of week" in values of from 0 to 6 (Sunday to Saturday).

Day of week	Sun	Mon	Tue	Wed	Thu	Fri	Sat
Stored data	0	1	2	3	4	5	6

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value outside the setting range has been set for each item.	—	—	—	—	○	○
4101	The range of the device specified by Ⓢ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program writes the following clock data to the clock element as BCD values when X40 is turned ON.
- |                      |                         |
|----------------------|-------------------------|
| Year .....X30 to X3F | Hour ..... X18 to X1F   |
| Month.....X28 to X2F | Minute ..... X10 to X17 |
| Day .....X20 to X27  | Second..... X8 to XF    |
| Week .....X4 to X7   |                         |




[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X40
1	BIN	K4X30 D0
4	BIN	K2X28 D1
7	BIN	K2X20 D2
10	BIN	K2X18 D3
13	BIN	K2X10 D4
16	BIN	K2X8 D5
19	BIN	K1X4 D6
22	DATEWRP	D0
24	END	

[Operation]



### 7.15.3 DATE+, DATE+P

Basic High performance Process Redundant Universal LCPU




- Ⓢ1 : Head number of the devices where the clock data to be adjusted by addition is stored (BIN 16 bits)
- Ⓢ2 : Head number of the devices where the time data to be added for adjustment is stored (BIN 16 bits)
- Ⓧ : Head number of the devices where the result of addition of clock (time) data will be stored (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○							
Ⓢ2	—	○							
Ⓧ	—	○							

## Function

- (1) Adds the time data designated by  $\textcircled{S2}$  to the clock data designated by  $\textcircled{S1}$ , and stores the result into the area starting from the device designated by  $\textcircled{D}$ .




For example, adding the time 7:48:10 to 6:32:40 would result in the following operation:



- (2) If the results of the addition of time exceed 24 hours, 24 hours will be subtracted from the sum to make the final operation result.

For example, if the time 20:20:20 were added to 14:20:30, the result would not be 34:40:50, but would instead be 10:40:50.



### Remark

See Page 573, Section 7.15.2 for further information regarding the data that can be set for hours, minutes, and seconds.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for $\textcircled{S1}$ and $\textcircled{S2}$ is not within the setting range.	—	—	—	—	○	○
4101	The range of the device specified by $\textcircled{S1}$ , $\textcircled{S2}$ or $\textcircled{D}$ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program adds 1 hour to the clock data read from the clock element, and stores the results in the area starting from D100 when X20 is ON.

[Ladder Mode]




[List Mode]


Step	Instruction	Device
0	LD	X20
1	DATERDP	D0
3	MOVP	K1 D10
5	DMOV	K0 D11
8	DATE+P	D3 D10 D100
12	END	

[Operation]

- Time data read operation triggered by DATERDP instruction.




- Addition triggered by DATE+P instruction.



### 7.15.4 DATE-, DATE-P

Basic High performance Process Redundant Universal LCPU

7




- Ⓢ1 : Head number of the devices where the clock time data to be adjusted by subtraction is stored (BIN 16 bits)
- Ⓢ2 : Head number of the devices where time data to be subtracted for adjustment is stored (BIN 16 bits)
- Ⓣ : Head number of the devices where the result of subtraction of clock (time) data will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○					—		
Ⓢ2	—	○					—		
Ⓣ	—	○					—		


7.15 Clock instructions  
7.15.4 DATE-, DATE-P

### Function


- Subtracts the time data designated by Ⓢ2 from the clock data designated by Ⓢ1, and stores the result into the area starting from the device designated by Ⓣ.



For example, if the clock time 3:50:10 were subtracted from the clock time 10:40:20, the operation would be performed as follows:



- (2) If the subtraction results in a negative number, 24 will be added to the result to make a final operation result. For example, if the clock time 10:42:12 were subtracted from 4:50:32, the result would not be -6:8:20, but rather would be 18:8:20.



**Remark**

See Page 573, Section 7.15.2 for further information regarding the data that can be set for hours, minutes, and seconds.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for Ⓢ1 and Ⓢ2 is not within the setting range.	—	—	—	—	○	○
4101	The range of the device specified by Ⓢ1, Ⓢ2 or Ⓓ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program subtracts the time data stored in devices starting from D10 from the clock data read from the clock element when X1C is turned ON, and stores the result at devices starting from R10.

[Ladder Mode]




[List Mode]


Step	Instruction	Device
0	LD	X1C
1	DATERDP	D100
3	DATE-P	D103 D10 R10
7	END	

[Operation]

- Time data read operation triggered by DATERDP instruction.




- Subtraction as triggered by DATE-P instruction (when 10 hours, 40 minutes, and 10 seconds have been designated by D10 to D12).



# 7.15.5 SECOND, SECONDP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where the clock data before conversion is stored (BIN 16 bits)
- Ⓣ : Head number of the devices where the clock data after conversion will be stored (BIN 32 bits)

Setting Data	Internal Devices		R, ZR	JWD		UWD	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		—	
Ⓣ	○	○				○		—	

## Function

- Converts the time data stored in the area starting from the device designated by Ⓢ to seconds and stores the conversion result into the device designated by Ⓣ.



For example, if the value were 4 hours, 29 minutes, and 31 seconds, the conversion would be made as follows:



## Operation Error


- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for Ⓢ is not within the setting range.	—	—	—	—	○	○
4101	The range of the device specified by Ⓢ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- The following program converts the clock time data read from the clock element into second when X20 is turned ON, and stores the result at D100 and D101.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X20
1	DATERDP	D10
3	SECONDP	D13 D100
6	END	


# HOUR, HOURP

[Operation]

- Time data read operation triggered by DATERDP instruction.



- Conversion to seconds as triggered by the SECONDP instruction.



## 7.15.6 HOUR, HOURP

Basic High performance Process Redundant Universal LCPU




- Ⓢ : Head number of the devices where clock data before conversion is stored (BIN 32 bits)
- Ⓣ : Head number of the devices where the clock data after conversion will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	○	○				○		○	—
Ⓣ	—	○				—		—	—

### Function

- Converts the data in seconds stored in the device number designated by Ⓢ to an hour/minute/second format, and stores the conversion result into the area starting from the device designated by Ⓣ.



For example, if 45325 seconds were the value designated, the conversion operation would be conducted as follows:



### Operation Error


- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for Ⓢ is not within the setting range.	—	—	—	—	○	○
4101	The range of the device specified by Ⓣ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program converts the seconds stored at D0 and D1 into an hour, minute, second format, and stores the result at devices starting from D100 when X20 is turned ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X20
1	HOURP	D0 D100
4	END	


[Operation]

- Conversion to hour minute, and second format by the HOURP instruction (when the value 40000 seconds has been designated by D1 and D0).



• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

## 7.15.7 DT=, DT<>, DT>, DT<=, DT<, DT>=



- Ⓢ1 : Head number of the devices where the data to be compared are stored (BIN 16 bits)  
 Ⓢ2 : Head number of the devices where the data to be compared are stored (BIN 16 bits)  
 n : Value of the data to be compared or the number of the stored data to be compared (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○				—		—	—
Ⓢ2	—	○				—		—	—
n	—	○				○		○	—

## Function

- (1) This instruction compares the date data specified by Ⓢ1 with those specified by Ⓢ2, or the date data specified by Ⓢ1 with current date data. Setting n can determine the data to be compared.

(a) Comparison of given date data

- This instruction treats the date data specified by Ⓢ1 and Ⓢ2 as a normally open contact, and then compares the data in accordance with the value of n.




7.15 Clock instructions  
7.15.7 DT=, DT<>, DT>, DT<=, DT<, DT>=

7

(b) Comparison of current date data

- This instruction treats the date data specified by  $\textcircled{S1}$  and the current date data as a normally open contact, and then compares the data in accordance with the value of n.
- Time data specified by  $\textcircled{S2}$  is treated as dummy data, and is ignored.




**Point**

When either  $\textcircled{S1}$  or  $\textcircled{S2}$  corresponds to any of the following in comparing given or current date data with given date data, the operation error (error code: 4101) or a malfunction may occur.

- The range of the devices to be used for the index modification is specified over the range of the device specified by  $\textcircled{S1}$  or  $\textcircled{S2}$ .
- File registers are specified by  $\textcircled{S1}$  or  $\textcircled{S2}$  without a register set.

- (2) This instruction sets BIN values for each item.
- (3) This instruction sets the year of four digits selected from 1980 to 2079 with the BIN value specified by  $\textcircled{S1}$  or  $\textcircled{S2}$ .
- (4) This instruction sets the month selected from 1 to 12 (January to December) with the BIN value specified by  $\textcircled{S1}+1$  or  $\textcircled{S2}+1$ .
- (5) This instruction sets the day selected from 1 to 31 (1st to 31st) for with the BIN value specified by  $\textcircled{S1}+2$  or  $\textcircled{S2}+2$ .
- (6) This instruction specifies the following values at n so that the data to be compared can be specified.

The bit configuration specified at n is as follows.



- (a) Date data to be compared (from 0 to 2nd bit)
  - 0: Does not compare specified date data (year/month/day).
  - 1: Compares specified date data (year/month/day).
- (b) Operation data to be compared (15th bit)
  - 0: Compares the date data specified by  $\textcircled{S1}$  with the date data specified by  $\textcircled{S2}$ .
  - 1: Compares the date data specified by  $\textcircled{S1}$  with the current date data.
  - Ignores the date data specified by  $\textcircled{S2}$ .



(c) The following table shows processing details of bits to be compared.

n value for comparison of specified date data with given date data	n value for comparison of specified date data with current date data	Date to be compared	Processing details
0001 <sub>H</sub>	8001 <sub>H</sub>	Day	Comparison of days (S1)+2)
0002 <sub>H</sub>	8002 <sub>H</sub>	Month	Comparison of months (S1)+1)
0003 <sub>H</sub>	8003 <sub>H</sub>	Month, day	Comparison of months (S1)+1) and days (S1)+2)
0004 <sub>H</sub>	8004 <sub>H</sub>	Year	Comparison of years (S1)
0005 <sub>H</sub>	8005 <sub>H</sub>	Year, day	Comparison of years (S1) and days (S1)+2)
0006 <sub>H</sub>	8006 <sub>H</sub>	Year, month	Comparison of years (S1) and months (S1)+1)
0007 <sub>H</sub>	8007 <sub>H</sub>	Year, month, day	Comparison of years (S1), months (S1)+1), and days (S1)+2)
Other than 0001 <sub>H</sub> to 0007 <sub>H</sub> , 8001 <sub>H</sub> to 8007 <sub>H</sub>		No objects	No comparison of years (S1), months (S1)+1), and days (S1)+2) (Non-conductive)

(7) If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Even if they are not recognized as date data but the range of the devices is within the setting range, SM709 will not be turned on.

Moreover, if the range of devices specified by S1 to S1+2 or S2 to S2+2 exceeds the range of specified devices, SM709 will be turned on after the instruction execution and no-conductive status will be made.

Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.

(8) The following table shows the comparison operation results for each instruction.

Instruction symbols in <input type="checkbox"/>	Condition	Comparison operation result	Instruction symbols in <input type="checkbox"/>	Condition	Comparison operation result
DT=	S1 = S2	Conductive status	DT=	S1 ≠ S2	No-conductive status
DT<>	S1 ≠ S2		DT<>	S2 = S1	
DT>	S1 > S2		DT>	S1 ≧ S2	
DT<=	S1 ≧ S2		DT<=	S1 > S2	
DT<	S1 < S2		DT<	S1 ≧ S2	
DT>=	S1 ≧ S2		DT>=	S1 < S2	

(a) The following figure shows the comparison example of dates.



The following table shows the conductive states resulting from performing the comparison operation of the dates A, B, and C shown above.

Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

Comparison objects	Comparison condition		
	A<B	B<C	A<C
Day	○	×	×
Month	×	○	×
Month, day	×	○	×
Year	○	○	○
Month, day	○	○	○
Year, month	○	○	○
Year, month, day	○	○	○
No objects	×	×	×

○: Conductive ×: No-conductive

- (b) Even if the dates to be compared do not exist practically, this instruction executes the comparison operation for the objects with the settable dates in accordance with the following condition.
- Date A: 2006/02/30 (This date is settable, though it does not exist.)
  - Date B: 2007/03/29
  - Date C: 2008/02/31 (This date is settable, though it does not exist.)

Comparison objects	Comparison condition		
	A<B	B<C	A<C
Day	×	×	○
Month	×	×	×
Month, day	○	×	○
Year	○	○	○
Month, day	○	○	○
Year, month	○	○	○
Year, month, day	○	○	○
No objects	×	×	×

○: Conductive ×: No-conductive


## Operation Error

- (1) There is no operation error in the DT=, DT<>, DT>, DT<=, DT<, or DT>= instruction.

## Program Example

- (1) The following program compares the data stored in D0 with the data (year, month, and day) stored in D10, and makes Y33 be conductive status when the data stored in D0 meet the data stored in D10.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LDDT=	D0 D10 K7
4	OUT	Y33
5	END	

- (2) The following program compares the data stored in D0 with the current date data (year and month), and makes Y33 be conductive status when the data stored in D0 do not meet the current date data, when M0 is turned on.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	ANDDT<>	D0 D10 H8006
5	OUT	Y33
6	END	

- (3) The following program compares the data stored in D0 with the data (year and day) stored in D10, and makes Y33 be conductive status when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M0
1	ANDDT>	D0 D10 K5
5	OUT	Y33
6	END	

- (4) The following program compares the data stored in D0 with the current date data (year), and makes Y33 be conductive status when the value of the current date data is the data value stored in D0 or larger.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M0
1	ORDT<=	D0 D10 H8004
5	OUT	Y33
6	END	



## 7.15.8 TM=, TM<>, TM>, TM<=, TM<, TM>=

• QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



- Ⓢ1 : Head number of the devices where the data to be compared are stored (BIN 16 bits)
- Ⓢ2 : Head number of the devices where the data to be compared are stored (BIN 16 bits)
- n : Value of the data to be compared or the number of the stored data to be compared (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U/G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○				—		—	—
Ⓢ2	—	○				—		—	—
n	—	○				○		○	—


7

### Function

(1) This instruction compares the clock data specified by Ⓢ1 with those specified by Ⓢ2, or the clock data specified by Ⓢ2 with the current time data. Setting n determines the data to be compared.


(a) Comparison of given clock data

- This instruction treats the clock data specified by Ⓢ1 and the clock data specified by Ⓢ2 as a normally open contact, and compares the data in accordance with the value of n.



(b) Comparison of current time data

- This instruction treats the clock data specified by Ⓢ1 and the current time data as a normally open contact, and compares the data in accordance with the value of n.
- This instruction treats the clock data specified by Ⓢ1 as dummy data and ignores the data.



### Point

When either Ⓢ1 or Ⓢ2 corresponds to any of the following conditions in comparing given or current time data with specified clock data, the operation error (error code: 4101) or a malfunction may occur.

- The range of the devices to be used for the index modification is specified over the range of the device specified by Ⓢ1 or Ⓢ2.
- File registers are specified by Ⓢ1 or Ⓢ2 without a register set.


(2) This instructions set BIN values for each item.

(3) This instructions sets the time selected from 0 to 23 (midnight to 23 o'clock) with the BIN value specified by Ⓢ1 or Ⓢ2. (Uses the 24-hour clock.)

7.15 Clock instructions  
7.15.8 TM=, TM<>, TM>, TM<=, TM<, TM>=

**TM=, TM<>, TM>, TM<=, TM<, TM>=**

- (4) This instructions sets the minute selected from 0 to 59 (0 to 59 minutes) with BIN value specified by  $\text{S1}+1$  or  $\text{S1}+1$ .
- (5) This instructions sets the second selected from 0 to 59 (0 to 59 seconds) with BIN value specified by  $\text{S1}+2$  or  $\text{S1}+2$ .
- (6) This instructions specifies the following values at n so that the data to be compared can be specified.  
The bit configuration specified at n is as follows.



- (a) Clock data to be compared (from 0 to 2nd bit)
  - 0: Does not compare specified clock data (hour/minute/second).
  - 1: Compares specified clock data (hour/minute/second).
- (b) Operation data to be compared (15th bit)
  - 0: Compares the clock data specified by  $\text{S1}$  with the clock data specified by  $\text{S1}$ .
  - 1: Compares the clock data specified by  $\text{S1}$  with the current time data.  
Ignores the clock data specified by  $\text{S1}$ .
- (c) The following table shows processing details of bits to be compared.


n value for comparison of pecified clock data with given clock data	n value for comparison of specified clock data with current time data	Time to be compared	Processing details
0001 <sub>H</sub>	8001 <sub>H</sub>	Second	Comparison of seconds ( $\text{S1}+2$ )
0002 <sub>H</sub>	8002 <sub>H</sub>	Minute	Comparison of minutes ( $\text{S1}+1$ )
0003 <sub>H</sub>	8003 <sub>H</sub>	Minute, second	Comparison of minutes ( $\text{S1}+1$ ) and seconds days ( $\text{S1}+2$ )
0004 <sub>H</sub>	8004 <sub>H</sub>	Hour	Comparison of hours ( $\text{S1}$ )
0005 <sub>H</sub>	8005 <sub>H</sub>	Hour, second	Comparison of hours ( $\text{S1}$ ) and seconds ( $\text{S1}+2$ )
0006 <sub>H</sub>	8006 <sub>H</sub>	Hour, minute	Comparison of hours ( $\text{S1}$ ) and minutes ( $\text{S1}+1$ )
0007 <sub>H</sub>	8007 <sub>H</sub>	Hour, minute, second	Comparison of hours ( $\text{S1}$ ), minutes ( $\text{S1}+1$ ), and seconds ( $\text{S1}+2$ )
Other than 0001 <sub>H</sub> to 0007 <sub>H</sub> , 8001 <sub>H</sub> to 8007 <sub>H</sub>		No objects	No comparison of hours ( $\text{S1}$ ), minutes ( $\text{S1}+1$ ), and seconds ( $\text{S1}+2$ ) (Non-conductive)

- (7) If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.  
Moreover, if the range of devices specified by  $\text{S1}$  to  $\text{S1}+2$  or  $\text{S1}$  to  $\text{S1}+2$  exceeds the range of specified devices, SM709 will be turned on and no-conductive status will be made.

- (8) The following table shows the comparison operation results for each instruction.

Instruction symbols in <input type="checkbox"/>	Condition	Comparison operation result	Instruction symbols in <input type="checkbox"/>	Condition	Comparison operation result
TM=	$\text{S1} = \text{S2}$	Conductive status	TM=	$\text{S1} \neq \text{S2}$	No-conductive status
TM<>	$\text{S1} \neq \text{S2}$		TM<>	$\text{S2} = \text{S1}$	
TM>	$\text{S1} > \text{S2}$		TM>	$\text{S1} \leq \text{S2}$	
TM<=	$\text{S1} \leq \text{S2}$		TM<=	$\text{S1} > \text{S2}$	
TM<	$\text{S1} < \text{S2}$		TM<	$\text{S1} \geq \text{S2}$	
TM>=	$\text{S1} \geq \text{S2}$		TM>=	$\text{S1} < \text{S2}$	

(a) The following figure shows the comparison example of time.



The following table shows the conductive states resulting from performing the comparison operation of the dates A, B, and C shown above.

Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

Comparison objects	Comparison condition		
	A<B	B<C	A<C
Second	○	×	×
Month	×	○	×
Month, day	×	○	×
Hour	○	○	○
Hour, second	○	○	○
Hour, minute	○	○	○
Hour, minute, second	○	○	○
No objects	×	×	×

○: Conductive ×: No-conductive


## Operation Error

(1) There is no operation error in the TM=, TM<>, TM>, TM<=, TM<, or TM>= instruction.

## Program Example

(1) The following program compares the data stored in D0 with the data (hour, minute, and second) stored in D10, and makes Y33 be conductive status when the data stored in D0 meet the data stored in D10.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LDTM=	D0 D10 K7
4	OUT	Y33
5	END	

(2) The following program compares the data stored in D0 with the current time data (hour and minute), and makes Y33 be conductive status when the data stored in D0 do not meet the current date data, when M0 is turned on.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	ANDTM<>	D0 D10 H8006
5	OUT	Y33
6	END	

(3) The following program compares the data stored in D0 with the data (hour and second) stored in D10, and makes Y33 be conductive status when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M0
1	ANDTM>	D0 D10 K5
5	OUT	Y33
6	END	

**TM=, TM<>, TM>, TM<=, TM<, TM>=**

(4) The following program compares the data stored in D0 with the current time data (hour), and makes Y33 be conductive status when the value of the current time data is the data value stored in D0 or larger.

[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	M0
1	OR	TM<= D0 D10 H8004
5	OUT	Y33
6	END	

# 7.16 Expansion Clock Instructions

## 7.16.1 S.DATERD, SP.DATERD

X Basic
 Ver. High performance
Ver. Process
Ver. Redundant
Universal
LCPU

• High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.




Ⓧ : Head number of the devices where the read clock data will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓧ	—	○					—		

### Function

- Reads "year, month, day, hour, minute, second, day of the week, and millisecond" from the clock element of the CPU module, and stores it as BIN value into the device specified by Ⓧ or later device.



- The "year" at Ⓧ is stored as 4-digit year indication.
- The "day of the week" at Ⓧ+6 is stored as 0 to 6 to represent the days Sunday to Saturday.

Day of week	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday
Stored data	0	1	2	3	4	5	6

- Compensation is made automatically for leap years.

### Operation Error

- In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of the device specified by Ⓧ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program outputs the following clock data as BCD values:

- Year .....Y70 to Y7F
- Month.....Y68 to Y6F
- Day .....Y60 to Y67
- Hour.....Y58 to Y5F
- Minute.....Y50 to Y57
- Second .....Y48 to Y4F
- Week .....Y44 to Y47
- Millisecond.....Y38 to Y43


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM400
1	SP.DATERD	D0
7	BCD	D0 K4Y70
10	BCD	D1 K2Y68
13	BCD	D2 K2Y60
16	BCD	D3 K2Y58
19	BCD	D4 K2Y50
22	BCD	D5 K2Y48
25	BCD	D6 K1Y44
28	BCD	D7 K3Y38
31	END	

[Operation]






## Caution

- (1) This instruction reads clock data and stores those to a specified device even if a wrong clock data is set to the CPU module. (example: Feb. 30th)  
When setting clock data with the DATEWR instruction or GX Developer, make sure to set a correct data.
- (2) Time error of reading a clock data of millisecond is a maximum of 2ms. (Difference between the data memorized by clock element inside of the CPU module and the data read by this function.)
- (3) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
  - (a) Digit specification: K4
  - (b) Head of device: multiple of 16
 When the above conditions (a) and (b) are not met, INSTRCT CODE ERR. (error code: 4004) will occur.



• High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.

## 7.16.2 S.DATE+, SP.DATE+




- Ⓢ1 : Head number of the devices where the clock data to be adjusted by addition is stored (BIN 16 bits)
- Ⓢ2 : Head number of the devices where the time data to be added for adjustment is stored (BIN 16 bits)
- ⓓ : Head number of the devices where the result of addition of clock (time) data will be stored (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○					—		
Ⓢ2	—	○					—		
ⓓ	—	○					—		

## Function

- (1) Adds the time data designated by Ⓢ2 to the clock data designated by Ⓢ1, and stores the result into the area starting from the device designated by ⓓ.



For example, adding the time 7:48:10:500 to 6:32:40:875 would result in the following operation:



## S.DATE+, SP.DATE+

- (2) If the results of the addition of time exceed 24 hours, 24 hours will be subtracted from the sum to make the final operation result.

For example, when the time 20:20:20:500 is added to 14:20:30:875, the result is not 34:40:51:375, but 10:40:51:375.

Ⓢ1	Hour: 14		Ⓢ2	Hour: 20		Ⓓ	Hour: 10
Ⓢ1+1	Minute: 20		Ⓢ2+1	Minute: 20		Ⓓ+1	Minute: 40
Ⓢ1+2	Second: 30	+	Ⓢ2+2	Second: 20	→	Ⓓ+2	Second: 51
Ⓢ1+3	-		Ⓢ2+3	-		Ⓓ+3	-
Ⓢ1+4	Millisecond: 875		Ⓢ2+4	Millisecond: 500		Ⓓ+4	Millisecond: 375

### Point

Devices, Ⓢ1+3, Ⓢ2+3, and Ⓓ+3 are not used for operation.  
A clock data read by the S(P).DATERD instruction can be directly added.

Ⓓ	Hour	
Ⓓ+1	Minute	
Ⓓ+2	Second	
Ⓓ+3	Day of week	←■■■■
Ⓓ+4	Millisecond	

When the clock data is read by the S(P).DATERD instruction, day of week is inserted between "second" and "millisecond".

If the S(P).DATE+ instruction is used to read the clock data, the data can be directly used for addition since it does not perform the calculation for the day of a week.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for Ⓢ1 and Ⓢ2 is not within the setting range. (See Function (1).)	—	○	○	○	○	○
4101	The range of the device specified by Ⓢ1, Ⓢ2 or Ⓓ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Caution

- (1) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.

- (a) Digit specification: K4
- (b) Head of device: multiple of 16


When the above conditions (a) and (b) are not met, INSTRCT CODE ERR.

(error code:4004) will occur.

# Program Example

- (1) The following program adds 1 hour to the clock data read from the clock element, and stores the results into the area starting from D100 when X20 is turned ON.

[Ladder Mode]




[List Mode]


Step	Instruction	Device
0	LD	X20
1	SP.DATERD	D0
7	MOV P	K1 D10
9	MOV P	K0 D11
11	MOV P	K0 D12
13	MOV P	K0 D14
15	SP.DATE+	D3 D10 D100
23	END	

[Operation]

- Time data read operation by the SP.DATERD instruction




- Addition by the SP.DATE+ instruction





• High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.

# 7.16.3 S.DATE-, SP.DATE-




- Ⓢ1 : Head number of the devices where the clock time data to be adjusted by subtraction is stored (BIN 16 bits)
- Ⓢ2 : Head number of the devices where time data to be subtracted for adjustment is stored (BIN 16 bits)
- Ⓧ : Head number of the devices where the result of subtraction of clock (time) data will be stored (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○							
Ⓢ2	—	○							
Ⓧ	—	○							

## Function


- (1) Subtracts the time data designated by Ⓢ2 from the clock data designated by Ⓢ1, and stores the result into the area starting from the device designated by Ⓧ.



For example, when the clock time 3:50:10:500 is subtracted from the clock time 10:40:20:875, the operation is performed as follows:




- (2) If the subtraction results in a negative number, 24 will be added to the result to make a final operation result. For example, when the clock time 10:42:12:500 is subtracted from 4:50:32:875, the result is not 6:8:20:375, but 18:8:20:375.



**Point**

Devices, S1+3, S2+3, and D+3 are not used for operation.  
 A clock data read by S(P).DATERD instruction can be directly subtracted.



When the clock data is read by the S(P).DATERD instruction, day of week is inserted between "second" and "millisecond".  
 If the S(P).DATE- instruction is used to read the clock data, the data can be directly used for subtraction since it does not perform the calculation for the day of the week.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value set for S1 and S2 is not within the setting range. (See Function (1).)	—	○	○	○	○	○
4101	The range of the device specified by S1, S2 or D exceeds the range of the corresponding device.	—	—	—	—	○	○


## Caution

- (1) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.  
 (a) Digit specification: K4  
 (b) Head of device: multiple of 16  
 When the above conditions (a) and (b) are not met, INSTRCT CODE ERR. (error code:4004) will occur.

## Program Example

- (1) The following program subtracts the time data stored in the area starting from D10 from the clock data read from the clock element when X1C is turned ON, and stores the result into the area starting from D100.

[Ladder Mode]



# S.DATE-, SP.DATE-

[List Mode]

Step	Instruction	Device		
0	LD	X1C		
1	SP.DATERD	D0		
7	MOVP	K10	D10	
9	MOVP	K40	D11	
11	MOVP	K10	D12	
13	MOVP	K500	D14	
15	SP.DATE-	D3	D10	D100
23	END			

[Operation]

- Time data read operation by the SP.DATERD instruction

Clock element	→	D0	05	Year	} Time data
		D1	2	Month	
		D2	23	Day	
		D3	8	Hour	
		D4	42	Minute	
		D5	1	Second	
		D6	3	Day of week	
		D7	997	Millisecond	

- Subtraction by the SP.DATE- instruction

D3	Hour: 8		D10	Hour: 10		D100	Hour: 22
D4	Minute: 42		D11	Minute: 40		D101	Minute: 1
D5	Second: 1	-	D12	Second: 10	→	D102	Second: 51
D6	3 (Wednesday)		D13	-		D103	-
D7	Millisecond: 997		D14	Millisecond: 500		D104	Millisecond: 497

8:42:1:997 - 10:40:10:500

→

-2:1:51:497

↓

Adds 24 to this value

↓

22:1:51:497

# 7.17 Program control instructions


(1) Processing when the execution type is converted with the program control instruction is as follows.

Execution type before change	Executed Instruction			
	PSCAN	PSTOP	POFF	PLOW
Scan execution type	No change-remains scan type execution.	Becomes stand-by type.	Output turned OFF in next scan.	Becomes low speed execution type.
Initial execution type	Becomes scan execution type.		Becomes stand-by type from the next scan after that.	
Stand-by type		No change-remains stand-by type	Ignored	
Low speed execution type	Low speed execution type execution is stopped, becomes scan execution type from the next scan. (Execution from step 0)	Low speed execution type execution is stopped, becomes stand-by type from next scan.	Low speed execution type execution is stopped, and output is turned OFF in the next scan. Becomes stand-by type from the next scan after that.	No change -remains low speed execution type.
Fixed scan execution type	Becomes scan execution type.	Becomes stand-by type.	Output turned OFF in next scan. Becomes stand-by type from the next scan after that.	Becomes low speed execution type.

**Point!**

Once the fixed scan execution type program is changed to another execution type, it cannot be returned to the fixed scan execution type.

(2) As program execution type conversions by PSCAN and PSTOP instructions occur at the END processing, such conversions are impossible during program execution. When different execution types have been set for the same program in the same scan, the execution type will be that specified by the execution switching command that was executed last.



\*1: The order of "GHI" and "DEF" program execution is determined by the program settings parameters.

Switching from the fixed scan execution type program to the execution type program is performed in the following timing.

(a) For the Universal model QCPU, LCPU

The execution type is changed when the execution of the fixed scan execution type is stopped at the END processing after the program control instruction execution.

(b) Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

The execution of the fixed scan execution type is stopped at the execution of the program control instruction, and the execution type is changed at the END processing.

(3) When the POFF instruction is executed, the output is turned OFF at the next scan, and the execution type will be the stand-by type at the second next scan and later.

If executed prior to the output OFF processing, the program control instruction is ignored.

# 7.17.1 PSTOP, PSTOPP

Basic
High performance
Process
Redundant
Universal
LCPU



Ⓢ : Character string for the name of the program file to be set in the stand-by status or head number of the devices where the character string data is stored (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—

## Function

- (1) Places the file name program stored in the device designated by Ⓢ in the stand-by status.
- (2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the stand-by type.
- (3) The specified program is placed in the stand-by status when END processing is performed.
- (4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
- (5) It is not necessary to designate the extension (.QPG) with the file name.  
(Only .QPG files will be acted on.)

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the file name specified by Ⓢ does not exist.	—	○	○	○	○	○
2412	The program type of the file name specified by Ⓢ is the SFC program.	—	○	○	○	○	○
4101	The range of the device specified by Ⓢ exceeds the range of the corresponding device.	—	○	○	○	○	○

## Program Example

- (1) The following program places the program with the file name ABC in the stand-by status when X0 goes ON.


[Ladder Mode]

[List Mode]





## 7.17.2 POFF, POFFP



Ⓢ : File name of the program to be set in the standby status by turning OFF the output, or the device where the file name is stored (character string)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—

### Function

- (1) Changes the execution type of the program with the file name stored in the device designated by Ⓢ.
  - Scan execution type : Turns OFF outputs at the next scan (Non-execution processing). Programs are set as the stand-by type after the subsequent scan.
  - Low speed execution type : Stops the execution of the low speed execution type program and turns OFF outputs at the next scan. Programs are set as the stand-by type after the subsequent scan.
- (2) Only the programs stored in the drive No. 0 (program memory) can be set as the stand-by type.
- (3) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
- (4) It is not necessary to designate the extension (.QPG) with the file name.  
(Only .QPG files will be acted on.)

### Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the file name specified by Ⓢ does not exist.	—	○	○	○	○	○
4101	The range of the device specified by Ⓢ exceeds the range of the corresponding device.	—	○	○	○	○	○

**Remark**

1. Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.

The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:


OUT instruction	.....	Forced OFF
SET instruction	}	..... Maintains status
RST instruction		
SFT instruction		
Basic instruction		
Application instruction		
PLS instruction	}	..... Processing identical to when condition contacts are OFF
Pulse generation instruction (□ P)		
Current value of low speed/high speed timer	.....	0
Current value of retentive timer	}	..... Preserves
Current value of counter		

## Program Example

(1) The following program makes the program with the file name ABC non-executionable and places it in the standby status when X0 is turned ON.

[Ladder Mode]

[List Mode]



### 7.17.3 PSCAN, PSCANP



Ⓢ : File name of the program to be set as a scan execution type, or head number of the devices where the file name is stored (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—


## Function

- (1) Sets the program whose file name is being stored at the device designated by Ⓢ in the scan execution type.
- (2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the scan execution type.

(3) Designated programs assume the scan execution type with END processing.

**Example**

When programs A, B, and C exist and program A performs "PSCAN" of program D.



- (4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
- (5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

**Operation Error**

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the file name specified by Ⓢ does not exist.	—	○	○	○	○	○
2504	The specified file name is the SFC program, and the SFC program for the other file name has been already started. (For the High Performance model QCPU, Process CPU, Redundant CPU)	—	○	○	○	—	—
4101	The range of the device specified by Ⓢ exceeds the range of the corresponding device.	—	○	○	○	○	○
4131	The specified file name is the SFC program, and the SFC program for the other file name has been already started. (Dual activation error of the SFC program)	—	—	—	—	○	○

**Program Example**

(1) The following program sets the program with file name ABC as scan execution type when X0 is turned ON.

[Ladder Mode]

[List Mode]



Step	Instruction	Device
0	LD	X0
1	PSCANP	"ABC"
5	END	

**7.17.4 PLOW, PLOWP**



Ⓢ : File name of the program to be set as a low speed execution type, or head number of the devices where the file name is stored (character string)


Setting Data	Internal Devices		R, ZR	J:Ⓢ		U:Ⓢ	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○				—		○	—

## Function

- (1) Sets the program whose file name is being stored at the device designated by Ⓢ in low-speed execution type.
- (2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the low speed execution type.
- (3) Designated programs assume the low speed execution type with END processing.

**Example**

When programs A, B, and C exist and program A performs "PLOW" of program D. (Assume that the constant scan has been set.)



- (4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
- (5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the specified file name does not exist.	—	○	○	—	—	—
4235	There is a CHK instruction in the program with the specified file name.	—	○	○	—	—	—

## Program Example

- (1) The following program sets the program with file name ABC as low-speed execution type when X0 is turned ON.


[Ladder Mode]

[List Mode]



# 7.17.5 PCHK

Basic
High performance
Process
Redundant
~~Universal~~
~~LCPU~~



Ⓢ : File name of the program whose execution status will be checked (character string)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
Ⓢ								○	—

## Function

- (1) Checks whether the program of the specified file name is in execution or not (non-execution).
- (2) The instruction is in conduction when the program of the specified file name is in execution, and the instruction is in non-conduction when the program is in non-execution.
- (3) Specify the file name without an extension (.QPG).  
For example, specify "ABC" when the file name is ABC.QPG.


## Operation Error

- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The program with the specified file name does not exist.	—	○	○	○	—	—

## Program Example

- (1) Program that keeps Y10 ON when the program file "ABC.QPG" is being executed.



### Remark

Non-execution indicates that the program execution type is a stand-by type.  
Execution indicates that the program execution type is a scan execution type (including during output OFF (during non-execution processing)), low speed execution type or fixed scan execution type.

**Point**


The PCHK instruction is in conduction when the program of the specified file name (target program) is in execution, and the instruction is in non-conduction when the program is in non-execution.

When the target program is set to non-execution (stand-by type) with the POFF instruction, the PCHK instruction is in conduction while the non-execution processing of the target program is being performed.

At the END processing of the scan where the non-execution processing is completed, the target program is put into non-execution (stand-by type), and the PCHK instruction is brought into non-conduction.

Therefore, note that if the PCHK instruction is executed for the program where the non-execution processing has been completed by the POFF instruction, the PCHK instruction may be brought into conduction.

The following chart shows the operation performed when program A executes the POFF instruction of program B and program C executes the PCHK instruction of program B with the programs being executed in order of program A, program B and program C.



# 7.18 Other instructions

## 7.18.1 WDT, WDTP


Basic High performance Process Redundant Universal LCPU



Setting Data	Internal Devices		R, ZR	JWD		U:IG	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

### Function

- Resets watchdog timer during the execution of a sequence program.
- Used in cases where the scan time exceeds the value set for the watchdog timer due to prevailing conditions. If the scan time exceeds the watchdog timer setting value on every scan, change the watchdog timer settings at the peripheral device parameter settings.
- Make sure that the setting for t1 from step 0 to the WDT instruction and the setting for t2 from the WDT instruction to the END (FEND) instruction do not exceed the setting value of the watchdog timer.




- The WDT instruction can be used two or more times during a single scan, but care should be taken in such cases, because of the time required until the output goes OFF during the generation of an error.
- Scan time values stored at the special register will not be cleared even if the WDT or WDTP instruction is executed. Accordingly, there are times when the value for the scan time for the special register is greater than the value of the watchdog timer set at the parameters.

### Operation Error

- There is no operation error in the WDT(P) instruction.


### Program Example

- The following program has a watchdog timer setting of 200ms, when due to the execution conditions program execution requires 300ms from step 0 to the END (FEND) instruction.



# 7.18.2 DUTY

Basic High performance Process Redundant Universal LCPU




n1 : Number of scans for ON (BIN 16 bits)  
 n2 : Number of scans for OFF (BIN 16 bits)  
 Ⓣ : User timing clock (SM420 to SM424, SM430 to M434) (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n1	○								—
n2	○								—
Ⓣ	○ <sup>*1</sup>								—

\*1: Only SM420 to SM424, SM430 to SM434 can be used.

## Function

- Turns the user timing clock (SM420 to SM424, SM430 to M434), designated by Ⓣ, ON for the duration equivalent to the number of scans specified by n1, and OFF for the duration equivalent to the number of scans specified by n2.



- Scan execution type programs use SM420 to SM424, and low speed execution type programs use SM430 to SM434.
- The following will take place if both n1 and n2 have been set for 0:
  - n1 = 0, n2 ≥ 0 SM420 to SM424 and SM430 to SM434 will stay OFF.
  - n1 > 0, n2 = 0 SM420 to SM424 and SM430 to SM434 will stay ON.
- The data designated by n1, n2, and Ⓣ is registered with the system when the DUTY instruction is executed, and the timing pulse is turned ON and OFF by END processing.

## Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The values of n1 and n2 are less than 0.	—	—	—	—	○	○
4101	The device specified in Ⓣ is not from SM420 to SM424 or SM430 to SM434.	—	—	—	—	○	○

## Program Example

- The following program turns SM420 ON for 1 scan, and OFF for 3 scans if X0 is ON.

[Ladder Mode]


[List Mode]



Step	Instruction	Device
0	LD	X0
1	DUTY	K1 K3 SM420
5	END	



[Operation]



## 7.18.3 TIMCHK

Ver. **Basic** **High performance** **Process** **Redundant** **Universal** **LCPU**

• Basic model QCPU: The serial number (first five digits) is "04122" or later.



Ⓢ1 : Device where the measured current value will be stored (BIN 16 bits)

Ⓢ2 : Device where the set value of measurement is stored (BIN 16 bits)

Ⓧ : Device to be turned ON at time-out (bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ1	—	○				—			—
Ⓢ2	○	○				○			—
Ⓧ	○	—				—			—

### Function

- Measures the ON time of the device used as a condition, and turns ON the device specified by Ⓢ2 if the condition device remains ON for longer than the time set to the device specified by Ⓧ.
- The current value of the device specified by Ⓢ1 is cleared to 0 and the device specified by Ⓧ is turned OFF at the leading edge of the execution command.  
The current value of the device designated by Ⓢ1 and the ON status of the device designated by Ⓧ are retained after the execution command turns OFF.
- Set the set value of measurement in units of 100ms.

### Operation Error


- In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The device that cannot be specified has been specified.	—	—	—	—	○	○

### Program Example

- Program where the ON time of X0 is set to 5s, the current value storage device to D0, and the device that will turn ON at time-out to Y10.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	TIMCHK	D0 K50 Y10
5	END	

# 7.18.4 ZRRDB, ZRRDBP

Basic High performance Process Redundant Universal LCPU




n : Serial byte number for the file register to be read (BIN 32 bits)  
 Ⓣ : Number of the device where the read data will be stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n					○			○	—
Ⓣ					○			—	—


## Function

(1) Reads the serial byte number designated by n that does not signify a block number, and stores at the lower 8 bits of the device designated by Ⓣ.


The upper 8 bits designated by Ⓣ will become 00<sub>H</sub>.




(2) The correspondence between file register numbers and serial byte numbers is as indicated below:



(a) If the value of n has been designated as 23560, the data at the lower 8 bits of ZR11780 will be read.



(b) If the value of n has been designated as 43257, the data at the upper 8 bits of ZR21628 will be read.



## Operation Error


(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The specified device number (serial byte number) exceeds the available range.	—	—	—	—	○	○

## Program Example

(1) The following program reads the lower 8 bits of ZR16000 and the upper 8 bits of ZR16003, and stores them at D100 and D101 when X0 is ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	ZRRDBP	K32000 D100
5	ZRRDBP	K32007 D101
9	END	

[Operation]



## 7.18.5 ZRWRB, ZRWRBP

Basic High performance Process Redundant Universal LCPU



n : Serial byte number for the file register to be written (BIN 32 bits)


Ⓢ : Number of the device where the data to be written is stored (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n									—
Ⓢ									—


## Function

- (1) Writes the lower 8 bits of data stored in the device designated by (S) that does not signify a block number to the file register of the serial byte number designated by n.


The upper 8 bits of data in the device designated by are ignored (S).




- (2) The correspondence between file register numbers and serial byte numbers is as indicated below:



If n = 12340 is specified, the data will be written to the lower 8 bits of ZR6170.



If n = 43257 is specified, the data will be written to the upper 8 bits of ZR21628.



## Operation Error


- (1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The specified device number (serial byte number) exceeds the available range.	—	—	—	—	○	○

# Program Example

(1) The following program writes the data at the lower bits of D100 and D101 to the lower 8 bits of ZR16000 and the upper 8 bits of ZR16003 when X0 is turned ON.


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	ZRWRBP	K32000 D100
5	ZRWRBP	K32007 D101
9	END	

[Operation]



## 7.18.6 ADRSET, ADRSETP

Basic High performance Process Redundant Universal LCPU



- Ⓢ : Number of the device whose indirect address is read out (Device name)
- Ⓣ : Head number of the device where the indirect address of the device designated by Ⓢ will be stored (BIN 32 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓢ		○							
Ⓣ		○							

7

7.18 Other instructions  
7.18.6 ADRSET, ADRSETP

## Function

- (1) Stores the indirect address of the device designated by (S) at (D) and (D)+1.  
 The address stored at the device designated by (D) is used when an indirect device address is performed by the sequence program.



- (2) A bit device designation cannot be made at (S).

## Operation Error

- (1) There is no operation error in the ADRSET(P) instruction.

**Remark**

See Page 100, Section 3.4 for further information on indirect designations.

### 7.18.7 KEY



KEY




- (S) : Head number of the devices (X) to which a numeral will be input (bits)
- n : Number of digits of the numeral to be input (BIN 16 bits)
- (D1) : Head number of the devices where the input numeral will be stored (BIN 16 bits)
- (D2) : Number of the bit device to turn ON at the completion of input (bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
(S)	○ (Only X)	—					—		—
n	○	○			○		○		—
(D1)	—		○		—		—		—
(D2)	○		○		○		—		—

## Function


- (1) Fetches ASCII data from the 8 points of input (X) designated by (S), converts it to hexadecimal values and stores the result in the area starting from the device designated by (D1).



For example, in a case where the number of digits (n) of input data has been set at 5, and the values "31H", "33H", "35H", "37H" and "39H" have been input through X10 to X18 of the input module, the following will take place:




- (2) Numerical input to input (X) designated by (S) undergoes bit development at (S) through (S)+7 and is input as the ASCII code corresponding to the numbers. ASCII code which can be input is from 30H (0) to 39H (9), and from 41H (A) to 46H (F).




- (3) After ASCII code is input to (S) to (S)+7, the strobe signal at (S)+8 goes ON to incorporate the designated numbers internally.

The strobe signal should be held at its ON or OFF status for more than one scan of the sequence program. If this time is less than 1 scan, there will be cases when the data is correctly incorporated.





- (4) Be sure to keep the execution command (condition contact for the KEY instruction) ON until the specified number of digits has been input. The KEY instruction cannot be executed if the execution command turns OFF.

- (5) The digits for the numbers actually fetched to  $\text{D1}$  will be stored at the device designated by  $\text{D1}$ , and these will be converted to the ASCII codes input at  $\text{D1}+1$  and  $\text{D1}+2$ , converted to hexadecimal BIN values, and stored.



- (6) The number of digits that can be designated by n is from 1 to 8.
- (7) Fetching of the input data is completed when any of the inputs shown below has been made. At the completion, the bit device designated by  $\text{D2}$  is turned ON.
- When the number of digits specified by n has been input
  - When the "0D<sub>H</sub>" code has been input

For example, the operations at the location designated if n = 5 will be as indicated below:



If input processing is to be performed a second time, it is necessary to clear the number of digits input and the input data stored at  $\text{D1}$ , and turn OFF the designated device at the user program.

If  $\text{D1}$  is not cleared and  $\text{D2}$  not turned OFF, the next input processing cannot be performed.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The device specified in Ⓔ is not an input (X) device. The number of digits specified in n is outside the range from 1 to 8.	—	○	○	—	—	—

## Program Example

- (1) The following program fetches data of the 5 or fewer digits from the numerical keypad connected to X20 to X28, and stores it to the area from D0 to D2 when X0 is turned ON.


[Ladder Mode]



[List Mode]


Step	Instruction	Device
0	LD	X0
1	ANI	MO
2	SET	MO
3	FMOVP	K0 D0 K3
7	LD	MO
8	MOV	K5 D10
10	KEY	X20 D10 D0 M10
15	LD	M10
16	RST	MO
17	RST	M10
18	END	

[Operation]



# 7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP

Basic High performance Process Redundant Universal LCPU




Ⓣ : Head number of the devices to/from which contents of an index register are saved/recovered (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants	Other
	Bit	Word		Bit	Word				
Ⓣ	—	○					—		


## Function

### ZPUSH


- Saves the contents of the following index registers to after the device specified by Ⓣ. (When contents of an index register are saved, Ⓣ + 0 (the number of saves made) is increased by 1.)
  - Basic model QCPU: Z0 to Z9
  - High Performance model QCPU/Process CPU/Redundant CPU: Z0 to Z15
  - Universal model QCPU/LCPU: Z0 to Z19
- The ZPOP instruction is used for data recovery. Nesting is possible within the ZPUSH to ZPOP cycle.
- If nesting has been done, each time the ZPUSH instruction is executed, the field used following Ⓣ will be added to, so a field large enough to accommodate the number of times the instruction will be used should be maintained from the beginning.
- The composition of the field used following Ⓣ is as shown below:
  - When Basic model QCPU is used



- When using a High Performance model QCPU/Process CPU/Redundant CPU



- When using Universal model QCPU/LCPU



## ZPOP

- (1) Recovers the contents saved in the area starting from the device designated by  $\textcircled{D}$  to the index register. (When the saved content is read out to the index register,  $\textcircled{D} + 0$  (the number of saves made) is decreased by 1.)

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The operation result of $\textcircled{D} + 0$ (the number of saves made) is 0 in the ZPOP(P) instruction.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	—
4101	For the ZPUSH(P) instruction, the range of the device specified by $\textcircled{D}$ , exceeds the range of the corresponding device.	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	<input type="radio"/>	—

7

## Program Example

- (1) The following program saves the contents of the index register to the fields following D0 before calling the subroutine following P0 that uses the index register.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X20
1	CALL	P0
3	FEND	
4		P0
5	LD	SM400
6	ZPUSH	D0
8	LD	SM400
9	ZPOP	D0
11	RET	
12	END	

7.18 Other instructions  
7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP

# 7.18.9 UNIRD, UNIRDP

Basic High performance Process Redundant Universal LCPU



n1 : Value obtained by dividing the head I/O number of the reading module information source by 16 (0 to FFh) (BIN 16 bits)

Ⓣ : Head number of the devices where the module information will be stored (device name)

n2 : The number of points of read data (0 to 256) (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n1	○	○				—		○	—
Ⓣ	—	○				—		—	—
n2	○	○				—		○	—


## Function

- Reads the module information as much as designated by n2 from the module designated by n1, and stores that information into the area starting from the device designated by Ⓣ.  
(Reads the status of the actually installed modules even if the module type and the number of points are changed by I/O assignment.)


**Remark**

The value of n1 is specified by the first 3 digits of the hexadecimal 4 digits that represent the head I/O number of the module from which the module information is read.


QCPU



LCPU



The details of the module information are described as follows:



Bit	Item	Meaning	
		QCPU	LCPU
b0	Number of I/O points	000: 16 points	001: 32 points
b1		010: 48 points	011: 64 points
b2		100: 128 points	101: 256 points
b3	Module type	110: 512 points	111: 1024 points
b4		000: Input module	000: Input module
b5		001: Output module	001: Output module
		010: I/O mixed module	011: Intelligent function module
		011: Intelligent function module	111: CPU Built-in I/O
b6	External supply power status (For future expansion)	1: External supply power is connected. 0: External supply power is not connected.	Fixed to 0
b7	Presence/absence of fuse blown	1: Some modules have fuse blown. 0: Normal	Fixed to 0
b8	Online module replacement status/ execution from the standby system	1: Module information on the extension base unit is tried to be read during online module change or from the CPU module of standby system in the redundant system.*1 0: Other than above	Fixed to 0
b9	Minor/medium error status	1: Minor/medium error occurred	0: Normal
b10	Module error status	00: No module error	01: Minor error
b11		10: Medium error	11: Serious error
b12	Module ready status	1: Normal	0: Module error occurred
b13	Empty	Fixed to 0	
b14	Q module	1: A series module 0: Q series module	Fixed to 0
b15	Module installation status	1: Modules are installed.	0: No modules are installed.

\*1: The Universal model QCPU used in the multiple CPU system is turned ON during the online module change of the module controlled by the other CPU.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	n1 is a value other than 0 to FF <sub>H</sub> . n2 is a value other than 0 to 256. The total of n1 and n2 is equal to or greater than 257.	—	○	○	○	○	○*1
	n1 is a value other than 0 to 3F <sub>H</sub> . n2 is a value other than 0 to 64. The total of n1 and n2 is equal to or greater than 65.	Q00/ Q01	—	—	—	—	○*2
	n1 is a value other than 0 to F <sub>H</sub> . n2 is a value other than 0 to 16. The total of n1 and n2 is equal to or greater than 17.	Q00J	—	—	—	—	—
4101	The range of the device specified by ⊙ exceeds the range from D to D + n2 (including ⊙).	○	○	○	○	○	○

\*1: For only L26CPU-BT.

\*2: For only L02CPU.


## Program Example

(1) The following program stores the module information at I/O numbers 10<sub>H</sub> and 20<sub>H</sub> into the devices starting from D0 when X0 is turned ON.


Module information

X/Y0 module information
X/Y10 module information
X/Y20 module information
⋮
X/YFE0 module information
X/YFF0 module information

Device



[Ladder Mode]





[List Mode]

Step	Instruction	Device
0	LD	X0
1	UNIRD	H1 D0 K2
5	END	


Readout result (When read to D0)

(a) 32-point intelligent function module for Q series




- With a 48- or 64-point module, the same contents as those of D1 are stored in D2 or D2 and D3 respectively.

(b) 32-point module for A series




- With a 48- or 64-point module, the same contents as those of D1 are stored in D2 or D2 and D3 respectively.


(c) Empty slot



(d) Performing online module replacement




(e) Module information on the extension base unit is tried to be read from the standby system of the redundant system in separate mode.



# TYPERD, TYPERDP


(f) L series 32-point intelligent function module



## 7.18.10 TYPERD, TYPERDP



• Universal model QCPU: The serial number (first five digits) is "11043" or later.



Setting Data	Internal Devices		R, ZR	J0A0		U0A0	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n	—	○						○	—
Ⓧ	—	○						—	—

### Set Data

Setting data	Description		Setting range	Set by	Data type
n	Value obtained by dividing the start I/O number of a module whose model name is to be read by 16		0 to FF <sub>H</sub> , 3E0 to 3E3 <sub>H</sub> (Universal model QCPU) 0 to FF <sub>H</sub> , 3E0 <sub>H</sub> (LCPU)	User	BIN 16 bits
Ⓧ	Ⓧ+0	Execution result of the instruction	Within each device range	System	BIN 16 bits
	Ⓧ+1 to Ⓧ+9	Module model name			Character string



## Function

- (1) This instruction reads the module information stored in the area starting from the I/O number specified by "n", and stores it in the area starting from the device specified by ①.

The following 6 modules (Q series only) support the instruction.

- CPU module
- Input module
- Output module
- I/O combined module
- Intelligent function module
- GOT (bus connection)


For the LCPUCPU, the following four models are supported.

- CPU module
- Input module
- Output module
- Intelligent function module


- (2) The value of n is specified by the first 3 digits of the hexadecimal 4 digits that represent the start I/O number of a module whose model name is to be read.

- When the target module occupies one slot

Universal model QCPU



LCPUCPU



### Point


1. On the LCPUCPU, if the built-in I/O or first I/O on the built-in CC-Link is specified, then the model name of the CPU module is read.

# TYPERD, TYPERDP


- When the target module occupies two slots  
The start I/O number to be specified may differ from that of the target module.  
For the start I/O number, refer to the manual of each module.

**Example** QJ71GP21S-SX

- Specify a value that is the sum of the start I/O number of the mounted module and 0010<sub>H</sub>.



- When the target module is a CPU module in multiple CPU systems  
Specify the value obtained by dividing the start I/O number of the target CPU module by 16.




Or, the model name can be read by specifying the start I/O number of a module controlled by another CPU.

(3)  $\text{D}+0$  and  $\text{D}+1$  to  $\text{D}+9$  store the execution result of the instruction and module model name, respectively.

A value stored in  $\text{D}$  is as follows:


(a) When the model name has been written to the target module (example: QJ71GP21-SX)



The following table shows the examples of model names stored in  $\text{D}+1$  to  $\text{D}+9$ .

Target module	Stored model name
CPU module	Q06UDEHCPU
Intelligent function module	QJ71GP21-SX
GOT	GOT1000

(b) When the model name has not been written to the target module (example: QX40)



The following table shows the examples of character strings stored in  $\text{D}+1$  to  $\text{D}+9$ .

Target module	Stored character string
Input module (16 points)	INPUT_16
Output module (32 points)	OUTPUT_32
I/O combined module (64 points)	MIXED_64
Intelligent function module (16 points)	INTELLIGENT_16

[Character string indicating module type]


- Input module: INPUT
- Output module: OUTPUT
- I/O combined module: MIXED
- Intelligent function module<sup>\*1</sup>: INTELLIGENT
- 1: Includes the QI60 and GOT.

[Character string indicating the number of points]

- 16 points: \_16
- 32 points: \_32
- 48 points: \_48
- 64 points: \_64
- 128 points: \_128
- 256 points: \_256
- 512 points: \_512
- 1024 points: \_1024

(c) Others

- The specified slot is empty or the target module is during online module change.
- The specified value (n) is not the start I/O number.
- The specified value (n) is within the allowable setting range, but cannot be set in the I/O assignment setting screen of the PLC parameter dialog box.



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2110	The target module cannot be communicated due to a failure.	—	—	—	—	○	○
4101	The range of the device specified by ① exceeds that of the device that can be used.	—	—	—	—	○	○
	The value specified in n is not within the range from 0 to FF <sub>H</sub> or 3E0 <sub>H</sub> to 3E3 <sub>H</sub> .	—	—	—	—	○	—
	The value specified in n is not within the range from 0 to FF <sub>H</sub> or 3E0 <sub>H</sub> .	—	—	—	—	—	○

## Program Example

(1) The following program stores the model name of a module having the start I/O number 0020<sub>H</sub> in the area starting from D0 when X0 is turned on.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	TYPERP	H2
4	END	D0

### 7.18.11 TRACE, TRACER



• Universal model QCPU: Models other than Q00UJCPU




Setting Data	Internal Devices		R, ZR	J□□□		U□□□	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									

## Function

The sampling trace is the function that collects the device data of a CPU module consecutively.

To execute the sampling trace, turn ON SM801 when SM800 is ON.



### TRACE

- (1) The TRACE instruction latches the result of sampling trace and stops the sampling trace.
- (2) The sampling is stopped if SM801 is turned OFF during the trace execution.
- (3) After the TRACE instruction is executed and the sampling trace is stopped, SM805 is turned ON.
- (4) Once the TRACE instruction is executed, the second and the subsequent TRACE instructions are ignored.  
When the TRACER instruction is executed, the TRACE instruction is enabled again.

### TRACER

- (1) The TRACER instruction resets the TRACE instruction. When the TRACER instruction is executed, the TRACE instruction is enabled again.
- (2) When the TRACER instruction is executed, SM803 to SM805 are turned OFF.

#### Remark

1. The target devices for the sampling trace and its timing can be set with a programming tool.  
For details of the sampling trace, refer to the user's manual (Function Explanation, Program Fundamentals) for the CPU module used.
2. The sampling trace can be executed with a programming tool.  
For sampling trace execution with a programming tool, refer to the operating manual for the programming tool used.


## Operation Error

- (1) There is no operation error in the TRACE or TRACER instruction.

## Program Example

(1) The following program executes the TRACE instruction when X0 is turned ON, and resets the TRACE instruction with the TRACER instruction when X1 is turned ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	TRACE	
2	LD	X1
3	TRACER	
4	END	

### 7.18.12 SP.FWRITE



• Universal model QCPU: Models other than Q00UJCPU, Q00UCPU, and Q01UCPU



Setting Data	Internal Devices		R, ZR	J□□□		U□□□□	Zn	Constants		Other
	Bit	Word		Bit	Word			K, H	\$	
(S0)	○	○				—		○	—	—
(D0)	—	○				—		—	—	—
(S1)	—	○				—		—	—	—
(S2)	—	○				—		—	○	—
(D1)	△*1	△*1				—		—	—	—

\*1: Local devices and the devices designated for individual programs cannot be used.

## Operation Error

Setting Data	Meaning			Setting Range	Set by	Data Type		
U0	Dummy			—	—			
Ⓢ0	Drive designation			2	User			
Ⓣ0	Head number of the devices storing the control data. The following control data is required.							
	Device	Item	Contents/Setting Data	Setting Range	Set by			
	Ⓣ0	Execution/ completion type	Designate the execution type. 0000 <sub>H</sub> : Write binary data 0100 <sub>H</sub> : Write data after CSV format conversion	0000 <sub>H</sub> 0100 <sub>H</sub>	User			
	Ⓣ0+1	(Not used)	Used by system	—	System			
	Ⓣ0+2	Writing result (No. of written data)	Contains the number of actually written data against the data designated by Ⓢ2. The unit of the value depends on data type specified at Ⓣ0+7.	—	System			
	Ⓣ0+3	(Not used)	—	—	—			
	Ⓣ0+4	File position	Set the file position when binary data writing is specified by Ⓣ0. 00000000 <sub>H</sub> : Starting at the beginning of the file 00000001 <sub>H</sub> to FFFFFFFE <sub>H</sub> : From the specified position (The unit of the value depends on data type specification.) FFFFFFFF <sub>H</sub> : Addition starts from the end of the file. When write data after CSV format conversion is specified at Ⓣ0	00000000 <sub>H</sub> to FFFFFFFF <sub>H</sub>	User	BIN 16 bits		
	Ⓣ0+5		• For the High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower, always set the beginning (0 <sub>H</sub> ) of the file. • For the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU of which the first 5 digits of the serial number are "01112" or higher, set the file position. 00000000 <sub>H</sub> to FFFFFFFE <sub>H</sub> : Starting at the beginning of the file FFFFFFFF <sub>H</sub> : Adding at the end of the file					
	Ⓣ0	Ⓣ0+6	No. of columns designation	When binary write is specified at Ⓣ0, always set 0. When write data after CSV format conversion is specified at Ⓣ0, set the number of columns where data will be written. 0 : No columns. Regarded as one row. Other than 0 : Set to the specified number of columns.	0 <sub>H</sub> to FFFF <sub>H</sub> (0 to 65535)		User	
		Ⓣ0+7	Data type specification	0: Word 1: Byte	0,1		User	
Ⓢ1	Head number of the devices storing a file name. A file name is expressed as follows:							
	Device	Item	Contents/Setting Data	Setting Range	Set by			
	Ⓢ1 to Ⓢ1+□	File name character string	Designate the character string of a file name. • When omitting an extension, also omit the "." (Period). • Limit the file name within 8 characters + period + 3 characters. • When 9 or more characters are used, the extension is ignored regardless of its presence, and "BIN" or "CSV" is automatically assigned as an extension.	Character string	User			

Setting Data	Meaning			Setting Range	Set by	Data Type
Ⓢ2	Head number of the devices storing the data. Written data is expressed as follows:					
	Device	Item	Contents/Setting Data	Setting Range	Set by	BIN 16 bits
	Ⓢ2	No. of request write data	Designate the number of data to request writing (word units). This data should be designated in units of words even when byte is designated by Ⓢ0+7.	1 to 480 1 to 32767 *2	User	
	Ⓢ2+1 to Ⓢ2+□	Write data	Data to request writing.	0000 <sub>H</sub> to FFFF <sub>H</sub>		
Ⓢ1	Bit device that turned ON at the completion of the processing. (Ⓢ1+1 is also turned ON at error completion.)					
	Device	Item	Contents/Setting Data	Setting Range	Set by	Bit
	Ⓢ1	Completion signal	Indicates the completion of the processing. ON: Completed OFF: Not completed	—	System	
	Ⓢ1+1	Error completion signal	Indicates whether the processing is normally completed or abnormally completed. ON: Error completion OFF: Normal completion	—		

\*2: Indicates the range applicable only for the Universal model QCPU and LCPU.

## Caution


- For only QCPU, only the ATA card drive (2) can be set as Ⓢ0 (drive designation).  
Note that when the Flash card is loaded, the SP.FWRITE instruction cannot be used to perform writing.  
The SRAM card, standard RAM or standard ROM drive cannot be set.  
For only LCPU, only the SD memory card drive (2) can be set as Ⓢ0 (drive designation).
- For CSV setting, the data written are decimal values.  
**Example** Character "A" (41<sub>H</sub>) → "65" is written.  
Handling range: -32768 to 32767
- For binary write, the word-specified file position setting range is 00000000<sub>H</sub> to 7FFFFFFF<sub>H</sub> and FFFFFFFF<sub>H</sub>.
- For the LCPU, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

## Function

- The designated number of data is written to the designated file.  
Set the execution/completion type in the control data to designate whether to write binary data without any conversion or to convert binary data into CSV format data before writing it.  
(For QCPU, writing is only supported for ATA cards. For LCPU, it is only supported for SD memory cards.)
- The execution completion bit device (Ⓢ1) is automatically turned ON at the END processing after the completion of the instruction is detected. The bit device is turned OFF at the execution of the END instruction in the next scan.  
Use this bit device as the execution completion flag for the SP.FWRITE instruction.  
When this instruction is completed abnormally, the error completion device (Ⓢ1+1) is turned ON/OFF in synchronization with the processing complete (Ⓢ0) device. Use this device as the error completion flag for this instruction.  
SM721 is turned ON during the execution of the instruction.  
This instruction cannot be executed while SM721 is ON. (If an attempt is made, no processing is performed.)  
When an error is detected at the execution of the instruction (before SM721 is turned ON), the processing complete device (Ⓢ0), the error completion device (Ⓢ1+1), and SM721 are not turned ON.



- (3) Be sure to use in units of words to designate the No. of request write data ( $\text{\textcircled{S}2}$ ) and the file position ( $\text{\textcircled{D0}}+4$  and  $\text{\textcircled{D0}}+5$ ). The following shows the method for writing binary data when No. of request write data and file position are specified.



- (4) When writing binary data
- If the extension of the target file is omitted, ".BIN" is used as an extension.
  - When the designated file does not exist, a new file is created and the data is saved from the beginning of the file. The attributes of this new file are set using the archive attributes.
  - When the designated file exists, the data is saved from the beginning of the file. When the size of the data exceeds that of the existing area in the file during the writing, the excess data is added/saved.
  - If the file position specified is greater than the existing file size:
    - The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
    - The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are "01112" or higher performs writing at point 0 and is completed normally.
  - An error occurs when the saving space becomes full while data is added and saved. In such a case, the data that is successfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.
- (5) When writing data after CSV format conversion
- If the extension is omitted, ".CSV" is used as an extension.
  - When the existing file is specified:
 

[High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower]  
File contents are all deleted and data are saved, starting at the beginning.

[High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are "01112" or higher]


    - When other than FFFFFFFFH is set at ( $\text{\textcircled{D0}}+4$ ,  $\text{\textcircled{D0}}+5$ ), file contents are all deleted and data are saved, starting at the beginning.
    - When FFFFFFFFH is set at ( $\text{\textcircled{D0}}+4$ ,  $\text{\textcircled{D0}}+5$ ), data are saved, starting at the end of the file.

# SP.FWRITE

- (c) When the designated file does not exist, a new file is created and the data is saved from the beginning of the file. The attributes of this new file are set using the archive attributes.
- (d) An error occurs when the saving space becomes full while data is added and saved. In such a case, the data that is successfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.
- (e) When the designated number of columns is "0", the data is stored as single-row data in CSV format file.

## Example




When data is written after CSV format conversion and the designated No. of columns is "0":



- (f) When data is written after CSV format conversion and the designated number of columns is other than "0", the data is stored as table data with designated number of columns in a CSV format file.

**Example**

When data is written after CSV format conversion and the designated No. of columns is other than "0":




Data to be read to EXCEL file

	A	B	C
1	0	10	20
2	30	40	-50
3	100		

- (g) When data is added by the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are 01112 or higher:


[Specify the file to which data will be written.] (If a file exists, delete it and create a new file again.)

Execution type = CSV format      File position = 0H (New file is created)  
 No. of columns designation = 4H<sup>\*3\*5</sup>      Write head device = D0  
 Data type specification = Word      No. of request write data = 6H<sup>\*3</sup>



[In the addition mode, make addition from the end of the file.]

Execution type = CSV format      File position = FFFFFFFH (Addition mode)  
 No. of columns designation = 3H<sup>\*3\*5</sup>      Write head device = D7  
 Data type specification = Word      No. of request write data = 8H<sup>\*3</sup>



- \*3: Unless the "No. of request write data" is set to an integral multiple of "No. of columns designation", the column numbers will be random.
- \*4: Since the last data is always followed by the line feed code, addition normally starts at the beginning of the new row in the addition mode.
- \*5: If, in the addition mode, "column designation" is changed from that in the previous writing, the column numbers are shifted.

- (h) Do not execute the SP.FWRITE instruction in an interrupt program.  
 (If execute it, the operation is not guaranteed.)

- (i) Below is the method for calculating the file size (total number of bytes) when a CSV format file is written to the ATA card.

Total number of bytes = Total bytes excluding final line + bytes of final line

(Number of bytes on a line = number of columns<sup>\*1</sup> + 1 + total bytes of all data values on line<sup>\*2</sup>)

\*1: For all lines but the final line, this is the specified number of columns. The number of columns on the final line depends on the number of columns specified via the amount of data written. It is calculated as follows.

(1) The number of lines excluding the final line is calculated.

Number of lines excluding final line = Amount of data in write request + number of columns (remainders discarded)

(2) The number of columns in the final line is calculated.

Number of columns in final line = Amount of data in write request - number of lines excluding final line number of columns)

\*2: The number of bytes for each data value is calculated as shown below.

Sign of Data Value	Bytes per Data Value	Byte Count Range	Examples
Positive	Num. digits	1 to 5 (word specified) 1 to 3 (byte specified)	12345: 5 bytes 67: 2 bytes
Negative	Num. digits + 1	2 to 6 (word specified) 2 to 4 (byte specified)	-12345: 6 bytes -67: 3 bytes

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4004	The device that cannot be specified has been specified.	—	○	○	○	○	○
4100	Values specified in control data (Ⓢ) and the subsequent devices are out of the setting range. No space is found when a new file is created. A value that cannot be used has been set for the file name (Ⓢ). The attribute of the file name (Ⓢ) is "read only".	—	○	○	○	○	○
	The drive specified by drive designation device (Ⓢ) contains the medium other than the ATA card. Space in the ATA card is insufficient. An access error occurred in the ATA card.	—	○	○	○	○	—
	The drive specified by drive designation device (Ⓢ) contains the medium other than the SD Memory card. Space in the SD Memory card is insufficient. An access error occurred in the SD Memory card.	—	—	—	—	—	○
4101	The value specified in "No. of request write data" (Ⓢ) is out of the setting range, or exceeds the device range specified in (Ⓢ+1) or the subsequent devices.	—	○	○	○	○	○
	The range of the device specified in (Ⓢ) or (Ⓢ) exceeds that of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) When X10 is turned ON, the following program adds four bytes of binary data (00<sub>H</sub>, 01<sub>H</sub>, 02<sub>H</sub>, and 03<sub>H</sub>) to file "ABCD.BIN" in the memory card inserted to drive 2.

- Assume that 8 points from (D0) are reserved for the control data devices.

[Ladder Mode]



[List Mode]


```

12  MOV P      K4  D20
14  MOV P      K0  D21
16  MOV P      K1  D22
18  MOV P      K2  D23
20  MOV P      K3  D24
22  SP.FWRITE  U0  K2  D0  D10  D20  M0
34  LD         M0
35  MPS
36  ANI        M1
37  SET        Y10
38  RST        Y11
39  MPP
40  AND        M1
41  SET        Y11
42  RST        Y10
43  END
    
```

(2) When X10 is turned ON, the following program creates a file named "ABCD.CSV" in the memory card inserted to drive 2, and writes four bytes of data (00<sub>H</sub>, 01<sub>H</sub>, 02<sub>H</sub>, and 03<sub>H</sub>) as two-column table data in CSV format.

- Assume that 8 points from (D0) are reserved for the control data devices.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X10
1	MOV P	H100 D0
3	MOV P	K2 D6
5	MOV P	K1 D7
7	\$MOV P	"ABCD" D10
12	MOV P	K4 D20
14	MOV P	K0 D21
16	MOV P	K1 D22
18	MOV P	K2 D23
20	MOV P	K3 D24
22	SP.FWRITE	U0 K2 D0 D10 D20 M0
34	LD	M0
35	MPS	
36	ANI	M1
37	SET	Y10
38	RST	Y11
39	MPP	
40	AND	M1
41	SET	Y11
42	RST	Y10
43	END	

- The written file is displayed as follows:

0	,	0	,	CR	LF
1	,	0	,	CR	LF
2	,	0	,	CR	LF
3	,	0	,	CR	LF

Contents of the file to be written

↓ Data to be read to the EXCEL file

	A	B
1	0	0
2	1	0
3	2	0
4	3	0

# 7.18.13 SP.FREAD

Basic
High performance
Process
Redundant
Ver.
Universal
LCPU

• Universal model QCPU: Models other than Q00UJCPU, Q00UCPU, and Q01UCPU



Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants		Other
	Bit	Word		Bit	Word			K, H	\$	
S0	○	○				—		○	—	—
D0	—	○				—		—	—	—
S1	—	○				—		—	—	—
D1	—	○				—		—	○	—
D2	△*1	△*1				—		—	—	—

\*1: Local devices and the devices designated for individual programs cannot be used.

Setting Data	Meaning			Setting Range	Set by	Data Type
U0	Dummy			—	—	BIN 16 bits
S0	Drive designation			2	User	
D0	Head number of the devices storing the control data The following control data is required.					
	Device	Item	Contents/Setting Data	Setting Range	Set by	
	D0	Execution/ completion type	Designate the execution type. 0000 <sub>H</sub> : Read binary data 0100 <sub>H</sub> : Read data after CSV format conversion	0000 <sub>H</sub> 0100 <sub>H</sub>	User	
	D0+1	(Not used)	Used by system	—	System	
D0+2	No. of request read data	Designate the number of data to request reading. (Unit: Word) Even when byte is specified at D0+7 by data type specification, specify the value in units of words (16 bits), not in units of bit devices.	1 to 480 1 to 32767*2	User		
D0+3	(Not used)	—	—	—		

\*2: Indicates the range applicable for the Universal model QCPU, LCPU.



Setting Data	Meaning		Setting Range	Set by	Data Type	
D0	D0+4 D0+5	File position	Designate the file position to start reading when binary data reading is designated by D0. 00000000 <sub>H</sub> : Starting at the beginning of the file 00000001 <sub>H</sub> to FFFFFFFE <sub>H</sub> : From the designated position (The unit for the value is determined by word/byte unit designation.) FFFFFFFF <sub>H</sub> : Setting disabled  When CSV format read is specified at D0 • For the High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower, always set the beginning (0 <sub>H</sub> ) of the file. • For the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are "01112" or higher, set the file position (Row). 00000000 <sub>H</sub> : Read starts at the beginning of the file. 00000001 <sub>H</sub> to FFFFFFFE <sub>H</sub> : Read starts at the specified row. FFFFFFFF <sub>H</sub> : Read continues, starting at the previous read position.	00000000 <sub>H</sub> to FFFFFFFF <sub>H</sub>	User	BIN 16 bits
	D0+6	No. of columns designation	When binary read is specified at D0, always set 0. When read data after CSV format conversion is specified at D0, set the number of columns from where data will be read. 0 : No columns. Regarded as one row. Other than 0: Regarded as the specified number of columns.	0 <sub>H</sub> to FFFF <sub>H</sub> (0 to 65535)	User	
	D0+7	Data type specification	0: Word 1: Byte	0,1	User	
S1	Head number of the devices storing a file name. A file name is expressed as follows:					
	Device	Item	Contents/Setting Data	Setting Range	Set by	
S1	S1 to S1+□	File name character string	Designate the character string of a file name. • When omitting an extension, also omit the "." (Period). • Limit the file name within 8 characters + period + 3 characters. • When 9 or more characters are used, the extension is ignored regardless of its presence, and "BIN" or "CSV" is regarded as an extension.	Character string	User	
D1	Head number of the devices for storing the read data.					
	Device	Item	Contents/Setting Data	Setting Range	Set by	
	D1	Reading result (No. of read data)	Contains the number of actually read data against the data designated by D0+2. The unit on the value depends on data type specification.	—	System	
D1+1 to D1+□	Reading data	Read data	—	System		

Setting Data	Meaning			Setting Range	Set by	Data Type
D2	Bit device that turned ON at the completion of the processing. (D2+1 is also turned ON at error completion.)					Bit
	Device	Item	Contents/Setting Data	Setting Range	Set by	
	D2	Completion signal	Indicates the completion of the processing. ON: Completed OFF: Not completed	—	System	
D2+1	Error completion signal	Indicates whether the processing is normally completed or abnormally completed. ON: Error completion OFF: Normal completion	—			

## Caution


- At Ⓣ (drive designation), only the ATA card drive (2) can be set.(For QCPU)  
Note that when the Flash card is loaded, the SP.FREAD instruction cannot be used to perform read.  
The SRAM card, standard RAM or standard ROM drive cannot be set.  
At Ⓣ (drive designation), only the SD Memory card drive (2) can be set.(For LCPU)
- For CSV setting, the data read are decimal values.  
**Example** Character "A" (41<sub>H</sub>) → "65" is read.  
Handling range: -32768 to 32767
- For binary read, the word-specified file position setting range is 00000000<sub>H</sub> to 7FFFFFFF<sub>H</sub>.
- For the LCPU, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

## Function

- Data is read from the designated file.  
Set the execution/completion type in the control data to designate whether to read binary data without any conversion or to convert binary data into CSV format data before reading it. (For QCPU, reading is only supported for ATA cards. For LCPU, it is only supported for SD memory cards.)
- The execution completion bit device (D2) is automatically turned ON at the END processing after the completion of the instruction is detected. The bit device is turned OFF at the execution of the END instruction in the next scan.  
Use this bit device as the execution completion flag for the SP.FWRITE instruction.  
When this instruction is completed abnormally, the error completion device (D2+1) is turned ON/OFF in synchronization with the execution completion (D2) device. Use this device as the error completion flag for this instruction.  
SM721 is turned ON during the execution of the instruction.  
This instruction cannot be executed while SM721 is ON. (If an attempt is made, no processing is performed.)  
When an error is detected at the execution of the instruction (before SM721 is turned ON), the processing complete device (D1), the error completion device (D1+1), and SM721 are not turned ON.

- (3) Be sure to use word units to designate the number of request read data ( $\text{D0}+2$ ), file position ( $\text{D0}+4$  and  $\text{D0}+5$ ), and reading result (No. of read data) ( $\text{D1}$ ).

The following shows how the data is read in binary data reading operation.



- (4) When reading binary data
- If the extension of the target file is omitted, ".BIN" is used as an extension.
  - When the designated file does not exist, an error occurs.
  - If the position specified is greater than the existing file size:
    - The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
    - The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are '01112' or higher will perform reading at point 0 and will be completed normally.
- (5) When reading data after CSV format conversion
- The elements in CSV format file (cells for EXCEL) are read by each row. The numerical value and character strings are converted into binary data and stored in the device.
  - If the extension is omitted, ".CSV" is used as an extension.
  - When the designated file does not exist, an error occurs.
  - The data designated by the number of request read data ( $\text{D0}+2$ ) are read from the beginning of the file. When the last data of the file is reached before the specified number of data are read:
    - The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
    - The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU whose the first 5 digits of the serial number are '01112' or higher reads the data up to the point where the reading is possible.

(e) When the designated number of columns is 0, the data is read by ignoring the rows in CSV format file.

**Example** When data is read after CSV format conversion and the designated No. of columns is 0:

Data created by EXCEL

	A	B	C
1	Main / sub item		Measured value
2	Length	1	3
3	Temperature	-21	




Data saved in the CSV format

Main / sub item	,	,	Measured value	CR	LF	
Length	,	1	,	3	CR	LF
Temperature	,	-21	,		CR	LF




Data to be read into devices



Control data

D10	H0100	Execution/completion type
D11	-	Not used
D12	K9	No. of request read data
D13	-	Not used
D14	K0	File position
D15	K0	
D16	K0	No. of columns designation
D17	K0	Data type specification
D20	H4241	File name
D21	H4443	"ABCDE"
D22	H0045	

Loaded data



If the number of columns varies in each row, the data is also read by ignoring the rows.

**Point!**


Such file cannot be created using EXCEL. This happens when CSV file is modified by a user.

**Example** If the number of columns varies in each row when the data is read:

Main / sub item	,	,	Measured value	,	Excess	CR	LF
Length	CR	LF					
Temperature	,	-21	,	CR	LF		




Data to be read into devices



Control data

D10	H0100	Execution/completion type
D11	-	Not used
D12	K7	No. of request read data
D13	-	Not used
D14	K0	File position
D15	K0	
D16	K0	No. of columns designation
D17	K0	Data type specification
D20	H4241	File name
D21	H4443	"ABCD"
D22	H0000	

Loaded data



- (f) When data is read after CSV format conversion and the designated number of columns is other than 0, the data is read as the table with designated number of columns in CSV format file. The elements outside of the designated columns are ignored.

**Example** When data is read after CSV format conversion and the designated No. of columns is other than "0":

Data created by EXCEL

	A	B	C
1	Main / sub item		Measured value
2	Length	1	3
3	Temperature	-21	




Data saved in the CSV format

Main / sub item	,	,	Measured value	CR	LF
Length	,	1	,	3	CR LF
Temperature	,	-21	,		CR LF

Elements outside the designated number of columns are ignored.



Data to be read into devices



Control data

D10	H0100	Execution/completion type
D11	-	Not used
D12	K6	No. of request read data
D13	-	Not used
D14	K0	File position
D15	K0	
D16	K2	No. of columns designation
D17	K0	Data type specification
D20	H4241	File name
D21	H4443	"ABCD"
D22	H0000	


Loaded data

Stores the number of read data


	D099	K6	... Reading result (No. of read data)	
Read data	Main/sub item	D100	K0	... Conversion data (0) is stored since "Main/sub item" is nonnumeric data.
	Data between , and ,	D101	K0	... Conversion data (0) is stored since " " is nonnumeric data.
	Length	D102	K0	... Conversion data (0) is stored since "Length" is nonnumeric data.
	1	D103	K1	... Since " 1 " is a numeric value, it is converted to a binary value.
	Temperature	D104	K0	... Conversion data (0) is stored since "Temperature" is nonnumeric data.
	D105	K-21	... Since "-21 " is a numeric value, it is converted to a binary value.	

If the number of columns varies in each row, the elements outside of the designated columns are ignored and "0" is added to the places where elements do not exist.

**Example** If the number of columns varies in each row when the data is read:



Data to be read into devices




D10	H0100	Execution/completion type
D11	-	Not used
D12	K6	No. of request read data
D13	-	Not used
D14	K0	File position
D15	K0	
D16	K2	No. of columns designation
D17	K0	Data type specification
D20	H4241	File name
D21	H4443	"ABCD"
D22	H0000	

Loaded data		
Stores the number of read data		
	→ D099	K6 ... Reading result (No. of read data)
Read data	→ D100	K0 ... Conversion data (0) is stored since "Main/sub item" is nonnumeric data.
	→ D101	K0 ... Conversion data (0) is stored since " " is nonnumeric data.
	→ D102	K0 ... Conversion data (0) is stored since "Length" is nonnumeric data.
	→ D103	K0 ... No data since no element exists here, conversion data (D) is added.
	→ D104	K0 ... Conversion data (0) is stored since "Temperature" is nonnumeric data.
	→ D105	K-21 ... Since "-21" is a numeric value, it is converted to a binary value.

(g) With the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU whose first 5 digits of the serial number are "01112" or later, it is possible to divide read operation into multiple times.


[Specify the row desired to start read.]

Execution type = CSV format Starting row number = 2H  
 No. of columns designation = 4H Read head device = D0  
 Data type specification = Word No. of request read data = 6H



[In the continuation mode, read continues from the end of the previous read position.]

Execution type = CSV format Starting row number = FFFFFFFFH (Continuation mode)  
 No. of columns designation = 4H Read head device = D7  
 Data type specification = Word No. of request read data = 5H



- When read is performed in the continuation mode, the previous addition cannot be made normally if the "execution type", "No. of columns designation" and "data type specification" settings differ from those at the previous time.
- The previous addition cannot be made normally if the SP.FREAD instruction or SP.FWRITE instruction with another setting is executed while data is being read continuously in the continuation mode.



- (h) When data is read after CSV format conversion, the numerical values that are out of range or the elements other than numerical values in the object CSV format file are converted into 0<sub>H</sub>.
- (i) When data is read after CSV format conversion, numerical values are read and converted as follows:

Numerical Values in CSV Format		-32768 to -1	0 to 32767	32768 to 65535
Word device	Without a sign	32768 to 65535	0 to 32767	32768 to 65535
	With a sign	-32768 to -1	0 to 32767	-32768 to -1

- (j) Do not execute this instruction in an interrupt program.  
(Otherwise, a malfunction may result.)

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The file name specified in file name character string (Ⓢ) or the subsequent devices does not exist in the specified drive.	—	○	○	○	○	○
4004	The device that cannot be specified has been specified.	—	○	○	○	○	○
4100	Values designated in control data (Ⓢ) and the subsequent devices are out of the setting range. (Excluding (Ⓢ)+2)	—	○	○	○	○	○
	The drive specified by drive designation device (Ⓢ) contains the medium other than the ATA card. An access error occurred in the ATA card.	—	○	○	○	○	—
	When binary data is read, the number of data in the file is less than the size designated by the number of request read data (Ⓢ)+2).	—	○	—	—	—	—
	The drive specified by drive designation device (Ⓢ) contains the medium other than the SD Memory card. An access error occurred in the SD Memory card.	—	—	—	—	—	○
4101	The value specified in number of data blocks to be read (Ⓢ)+2) is out of the setting range. The size of read data exceeds that of the reading device.	—	○	○	○	○	○
	The range of the device specified by Ⓢ or Ⓢ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program reads 4 bytes of binary data from the beginning of file "ABCD.BIN" in the memory card inserted to drive 2 when X10 is turned ON.

- Assume that 8 points from (D0) are reserved for the control data devices.
- Assume that 100 bytes from D20 are reserved for the reading devices.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X10
1	MOV P	H0 D0
3	MOV P	K2 D2
5	DMOV P	H0 D4
8	\$MOV P	"ABCD" D10
13	SP.FREAD	UO K2 D0 D10 D20 MO
25	LD	MO
26	MPS	
27	ANI	M1
28	SET	Y10
29	RST	Y11
30	MPP	
31	AND	M1
32	SET	Y11
33	RST	Y10
34	END	

- (2) The following program reads file "ABCD.CSV" in the memory card inserted to drive 2 as two-column table data in CSV format when X10 is turned ON.
- Assume that 8 points from (D0) are reserved for the control data devices.
  - Assume that 100 bytes from D20 are reserved for the reading devices.
  - Assume that the target CSV format file contains numerical values only.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X10
1	MOV P	H100 D0
3	MOV P	K5 D2
5	MOV P	K2 D6
7	\$MOV P	"ABCD" D10
12	SP.FREAD	U0 K2 D0 D10 D20 MO
24	LD	M0
25	MPS	
26	ANI	M1
27	SET	Y10
28	RST	Y11
29	MPP	
30	AND	M1
31	SET	Y11
32	RST	Y10
33	END	

## 7.18.14 SP.DEVST




- n1 :Write offset of the device data storage file (specified in units of 16-bit words) (BIN 32-bit)
- (S) :Head device number written to the standard ROM (device name)
- n2 :The number of write points (BIN 16-bit)
- (D) :Ⓧ+0: FCompletion device (bit)
- (D) +1: FError completion device (bit)

Setting Data	Internal Devices		R, ZR	J <small>ON</small>		U <small>IG</small>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n1	—	○	○			—		○	—
(S)	—	○	○			—		—	—
n2	—	○	○			—		○	—
(D)	△*1	—	△*1			—		—	—

\*1: Devices assigned as local devices can not be used.

## Function

- (1) Writes device data for the number of points specified at n2 of the device (S) to the write offset, which is specified for n1, of the device data storage file in the standard ROM.  
 n1 is the offset from the head of device data storage file and specified by word offset (in units of 16-bit words).



- (2) Since the completion device (D+0) in the standard ROM automatically turns ON at execution of the END instruction, which detects the completion of this instruction, and turns OFF with the END instruction of next scan, it is used as an execution completion flag of this instruction.
- (3) When this instruction is completed in error, the error completion device (D+1) turns ON/OFF at the same timing with the completion device (D+0). This device is used as an error completion flag of this instruction.
- (4) SM721 turns ON during execution of this instruction.  
 When SM721 has already turned ON, this instruction can not be executed. (If executed, no processing is performed.)
- (5) When an error is detected at execution of this instruction, the completion device (D+0), error completion device (D+1) and SM721 do not turn ON.

## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The device data storage file is not set at "PLC file" of PLC parameter on.	—	—	—	—	○	○
4100	The range of the write offset specified in n1 is out of the device data storage file range. The number of n2 points from the write offset specified at n1 is out of the device data storage file range.	—	—	—	—	○	○
4101	The range of the device specified by S exceeds the range from D to D + n2 (including S). The device specified by S exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The program which writes the ten points of data from D100 to the device data storage file in the standard ROM when M0 turns ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	SP.DEVST	K3 D100 K10 M1
12	END	

## Caution

- The value written to the standard ROM is the value at execution of this instruction.
- The standard ROM write count index (SD687 and SD688) is increased by the execution of the SP.DEVST instruction. If the standard ROM write count index exceeds hundred thousand times, FLASH ROM ERROR (error code: 1610) occurs.
- To prevent the number of ROM writes from increasing due to executing instruction carelessly, set the specification of writing to standard ROM instruction count (SD695) to restrict the number of writes a day. Exceeding the number of writes (the default values are 36 times.) set causes OPERATION ERROR (error code: 4113).

## 7.18.15 S.DEVLD, SP.DEVLD



7




- n1 : Read offset of the device data storage file (specified in units of 16-bit words) (BIN 32-bit)
- (D) : Head device number read from the standard ROM (device name)
- n2 : The number of reading points (BIN 16-bit)

Setting Data	Internal Devices		R, ZR	JOG		U:IG	Zn	Constants E	Other
	Bit	Word		Bit	Word				
n1	—	○						○	—
(D)	—	○						—	—
n2	—	○						○	—

7.18 Other instructions  
7.18.15 S.DEVLD, SP.DEVLD

## Function

- (1) Reads device data for the number of points specified at n2 from the read offset, which is specified for n1, of the device data storage file in the standard ROM, and stores the data to the device specified for (D). n1 is the offset from the head of device data storage file and specified by word offset (in units of 16-bit words).



## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The device data storage file is not set at "PLC file" of PLC parameter.	—	—	—	—	○	○
4100	The address specified in n1 is out of the standard ROM range. The address of n2, specified in n1, is out of the standard ROM range.	—	—	—	—	○	○
4101	The range of n2 exceeds that of the device specified in ④.	—	—	—	—	○	○

## Program Example

(1) The program which reads the ten points of data from D100 to the device data storage file in the standard ROM when M0 turns ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	SP.DEVLD	K3
11	END	D100 K10

## 7.18.16 PLOADP



⑤ : Drive No. storing the program to be loaded, character string data of the file name, or head number of the devices storing the character string data (BIN 16 bits) \*1

④ : Device that turns ON for 1 scan by the instruction completion (bits)

Setting Data	Internal Devices		R, ZR	JWD		UWGO	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
⑤	—	○						○	—
④	△*2	—						—	—

\*1: Designated as "<Drive No.>:<File Name>". Example) 1:MAIN

\*2: Local devices cannot be used.

## Function

(1) The program stored in the memory card or standard ROM is transferred to the program memory (drive 0).  
If the transferred program is not registered to the program setting of the PLC parameter dialog box, its program setting in the CPU module is set to the standby type.

At this time, the program setting of the PLC parameter dialog box does not change.

(To transfer a program with the PLOADP instruction, a continuous free space is required in the program memory.)


(2) The program added using the PLOADP instruction is assigned the lowest number among the unused program Nos.

(To assign a program number manually, store the program number to be assigned in SD720.)

The following example assumes that "MAIN6" is added by the PLOADP instruction.

- (a) When the program Nos. have been set consecutively, the new program is added at the end of the preset program Nos.


When programs No. 1 to 5 have been set, the new program is added as program No. 6.



- (b) When there are multiple open program Nos., the program designated by the PLOADP instruction is added to the lowest number among them to be added.

(The open program Nos. are made when programs are deleted by the PUNLOADP instruction.)

When programs No. 2 and 4 are open, the new program is added as program No. 2.



- (3) Drive Nos. 1, 2, and 4 can be specified. (Drive 3 cannot be specified.)
- Drive 1: Memory card (RAM)
  - Drive 2: Memory card (ROM)
  - Drive 4: Standard ROM
- (4) An extension (.QPG) need not be specified for the file name.
- (5) The bit device specified by Ⓢ is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
- (6) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously. If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed. When using the above instructions, provide interlocks manually to avoid simultaneous execution.
- (7) Do not execute this instruction in an interrupt program. (Otherwise, a malfunction may result.)
- (8) To execute the program that was transferred to the program memory with the PLOADP instruction, execute the scan execution type with the PSCAN instruction (See Page 600, Section 7.17.3).
- (9) The PLC file settings of the loaded program are set as follows:
- (a) File usage for each program  
All the usage of file register, device initial value, comment, and local device of the program transferred by this instruction are set as "Use PLC file setting". However, an error will be returned if both of the conditions below are met when the program is transferred using this instruction.
- Setting is made so that local devices are used in the PLC file setting.
  - The number of programs in the program memory exceeds the number of programs set at the parameters.
- To use local devices in the program transferred by this instruction, register a dummy program file in the parameter, delete the dummy file with the PUNLOADP instruction, and then load the program with the PLOADP instruction.
- (b) I/O refresh setting  
Nothing is set for both input and output for the I/O refresh setting of the program transferred by this instruction.
- (10) The "PLOADP instruction" and "Write during RUN" processing cannot be executed simultaneously.
- (a) When a write during RUN request is given during processing of the PLOADP instruction, write during RUN is delayed. Write during RUN is started after the processing of the PLOADP instruction is completed.
- (b) When the PLOADP instruction is executed during write during RUN, the processing of the PLOADP instruction is delayed. The processing of the PLOADP instruction is started after completion of write during RUN.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2401	The file size of the local devices cannot be reserved.	—	○	○	—	—	—
2410	The file name does not exist at the drive number specified in ⑤. The program file which has the same name as the program file to be loaded already exists.	—	○	○	—	—	—
2413	There is not enough memory to load the specified program in drive 0.	—	○	○	—	—	—
4100	The drive No. specified in ⑤ is invalid.	—	○	○	—	—	—
4101	The same number of files as that indicated in the table below has been already registered in the program memory. The program No. stored in SD720 is already used, or is larger than the largest program No. shown in the table below.	—	○	○	—	—	—

CPU Model Name	Program Memory (No. of Files)	Largest Program No.
Q02 (H) CPU	28	28
Q06HCPU	60	60
Q12HCPU	124	124
Q25HCPU	124	124
Q12PHCPU	124	124
Q25PHCPU	124	124

## Program Example

(1) The following program transfers "ABCD.QPG" stored in drive 4 to drive 0 and places the program in standby status when M0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	PLOADP	"4:ABCD" M10
7	END	

## 7.18.17 PUNLOADP



⑤ : Character string data of the program file name to be unloaded, or head number of the devices storing the character string data (BIN 16 bits)

⑥ : Device turned ON for 1 scan on completion of the instruction (bits)


Setting Data	Internal Devices		R, ZR	JWD		UWGO	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
⑤	—	○				—		○	—
⑥	△*1	—				—		—	—

\*1: Local devices cannot be used.



## Function

- (1) The standby program stored in the program memory (drive 0) is deleted from the program memory.  
(The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted.)
- (2) The program No. deleted by the PUNLOADP instruction is made "Empty".  
When programs No. 1 to 5 have been set in the program setting of the PLC parameter dialog box, deleting program No. 2 with this instruction makes program No. 2 open.



- (3) An extension (.QPG) need not be specified for the file name.
- (4) The bit device specified by Ⓓ is turned ON during the END processing of the scan where this instruction is completed.  
The bit device is turned OFF at the next END processing.
- (5) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously.  
If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed.  
When using the above instructions, provide interlocks manually to avoid simultaneous execution.
- (6) When the programmable controller is powered OFF, then ON or the CPU module is reset after execution of the PUNLOADP instruction, the following operation is performed.
  - (a) When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.  
When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the boot setting and program setting of the PLC parameter dialog box.
  - (b) When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code: 2400)" occurs.
    - 1) When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the program setting of the PLC parameter dialog box.
    - 2) When the program deleted by the PUNLOADP instruction is to be executed again, write the corresponding program to the CPU module.
- (7) Do not execute this instruction in an interrupt program.  
(Otherwise, a malfunction may result.)
- (8) The program to be deleted from the program memory by this instruction should be set to the "standby execution type" with the PSTOP instruction beforehand. (See Page 598, Section 7.17.1)
- (9) The "PUNLOADP instruction" and "write during RUN" processing cannot be executed simultaneously.
  - (a) When a write during RUN request is given during processing of the PUNLOADP instruction, write during RUN is delayed.  
Write during RUN is started after the processing of the PUNLOADP instruction is completed.
  - (b) When the PUNLOADP instruction is executed during write during RUN, the processing of the PUNLOADP instruction is delayed.  
The processing of the PUNLOADP instruction is started after completion of write during RUN.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The file name specified in ⑤ does not exist.	—	○	○	—	—	—
4101	The program specified in ⑤ is not in standby status or is being executed.	—	○	○	—	—	—

## Program Example

(1) The following program deletes "ABCD.QPG" stored in drive 0 from the memory when M0 turns from OFF to ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	PUNLOADP	"ABCD" M10
6	END	

## 7.18.18 PSWAPP



① : Character string data of the file name of the program to be unloaded, or head number of the devices storing the character string data (BIN 16 bits)

② : Drive No. storing the program to be loaded, character string data of the file name, or head number of the devices storing the character string data (BIN 16 bits) \*1

ⓓ : Device turned ON for 1 scan on completion of the instruction (bits)

Setting Data	Internal Devices		R, ZR	JnG		UjG	Zn	Constants \$	Other
	Bit	Word		Bit	Word				
①	—	○				—		○	—
②	—	○				—		○	—
ⓓ	△*2	—				—		—	—

\*1: Designated as "<Drive No.>:<File Name>". Example) 1:MAIN

\*2: Local devices cannot be used.


## Function

(1) The standby type program stored in the program memory (drive 0) designated by ① is deleted from the program memory, and at the same time, the program stored in the memory card or standard ROM designated by ② is transferred to the program memory and placed in standby status.

(When the program is transferred to the program memory, the program must have a continuous free space.)

The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted.

- (2) The program to be transferred to the program memory by the PSWAPP instruction will have the program No. of the program to be deleted from the program memory.  
 (If there is an open program No. before the program to be deleted from the program memory, the program to be transferred to the program memory will not have the open program No.)  
 When program No. 2 is "Empty", the program transferred to the program memory is registered as program No. 3 by the program swapping of program No. 3 with this instruction.



- (3) Drive Nos. 1, 2, and 4 can be specified. (Drive 3 cannot be specified.)
- Drive 1: Memory card (RAM)
  - Drive 2: Memory card (ROM)
  - Drive 4: Standard ROM
- (4) An extension (.QPG) need not be specified for the file name.
- (5) The bit device specified by Ⓓ is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
- (6) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously.  
 If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed. When using the above instructions, provide interlocks manually to avoid simultaneous execution.
- (7) When the programmable controller is powered OFF, then ON or the CPU module is reset after execution of the PSWAPP instruction, the following operation is performed.
- (a) When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.  
 When the program replaced by the PSWAPP instruction is to be executed, change the boot setting and program setting of the PLC parameter dialog box for the corresponding program name.
  - (b) When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code: 2400)" occurs.
    - 1) When the program replaced by the PSWAPP instruction is to be executed, change the program setting of the PLC parameter dialog box for the corresponding program name.
    - 2) To execute the program set in the program setting of the PLC parameter dialog box, write the corresponding program to the CPU module again.
- (8) Do not execute this instruction in an interrupt program.  
 (Execution of this instruction in an interrupt program can cause a malfunction.)
- (9) The PLC file settings of the program on which the PSWAPP instruction has been conducted are set as follows:
- (a) File usage for each program  
 All the usage of file register, device initial value, comment, and local device of the program after the execution of the PSWAPP instruction are set as "Use PLC file setting".
  - (b) I/O refresh setting  
 Nothing is set for both input and output for the I/O refresh setting of the program after the PSWAPP instruction has been executed.
- (10) The "PSWAPP instruction" and "write during RUN" processing cannot be executed simultaneously.
- (a) When a write during RUN request is given during processing of the PSWAPP instruction, write during RUN is delayed.  
 Write during RUN is started after the processing of the PSWAPP instruction is completed.
  - (b) When the PSWAPP instruction is executed during write during RUN, the processing of the PSWAPP instruction is delayed.  
 The processing of the PSWAPP instruction is started after completion of write during RUN.

## Operation Error


(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2410	The drive No. or the file name specified in ⑤ or ⑥ does not exist.	—	○	○	—	—	—
2413	There is not enough memory to load the specified program in drive 0.	—	○	○	—	—	—
4100	The drive No. specified in ⑤ is invalid.	—	○	○	—	—	—
4101	The program specified in ⑤ is not in standby status or is being executed.	—	○	○	—	—	—

## Program Example

(1) The following program deletes "EFGH.QPG" stored in drive 0 from the memory, transfers "ABCD.QPG" stored in drive 4 to drive 0, and places the program in standby status when M0 is turned from OFF to ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	M0
1	PSWAPP	"EFGH" "4:ABCD" M10
10	END	

## 7.18.19 RBMOV, RBMOV P



• Universal model QCPU: Models other than Q00UJCPU




- ⑤ : Head number of the devices where the data to be transferred is stored (BIN 16 bits)
- ⑥ : Head number of the devices of transfer destination (BIN 16 bits)
- n : Number of data to be transferred (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	J□□□		U□□□□	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
⑤			○				—		—
⑥			○				—		—
n			○				○		—

## Function

(1) Transfers in batch 16-bit data of n points from the device designated by ⑤ to location n points from the device designated by ⑥.



- (2) The transfer is available even if there is an overlap between the source and destination devices.

For the transmission to the smaller number of device, the data is transferred from  $\textcircled{S}$ . For the transmission to the larger number of device, the data is transferred from  $\textcircled{S}+(n-1)$ .


However, as shown in the example below, when transferring data from R to ZR, or from ZR to R, the range to be transferred (source) and the range of destination must not overlap.

- ZR transfer range ((specified head No. of ZR) to (specified head No. of ZR + the number of transfers -1))
- R transfer range ((specified head No. of R + file register block No.  $\times$  32768) to (specified head No. of R + file register block No.  $\times$  32768 + the number of transfers -1))


**Example** Transfer ranges of ZR and R overlap when transferring 10000 points of data from ZR30000 (source) to R10 (block No.1 of the destination).

- ZR transfer range  $\rightarrow$  (30000) to (30000+10000-1)  $\rightarrow$  (30000) to (39999)
- R transfer range  $\rightarrow$  (10+(1 $\times$ 32768)) to (10+(1 $\times$ 32768)+10000-1)  $\rightarrow$  (32778) to (42777)

Therefore, the range 32778 to 39999 overlaps.



- (3) When  $\textcircled{S}$  is a word device and  $\textcircled{D}$  is a bit device, the number of bits designated by the bit device digit specification will be transferred. If K1Y30 has been designated by  $\textcircled{D}$ , the lower four bits of the word device designated by  $\textcircled{S}$  will be transferred.





## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.



Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4101	The range of n exceeds that of the corresponding device specified in $\textcircled{S}$ or $\textcircled{D}$ . The file register is not specified for either $\textcircled{S}$ or $\textcircled{D}$ .	—	○	○	○	○	—

## Program Example

(1) The following program outputs the lower four bits of data in R66 to R69 to Y30 through Y3F in units of 4 points.



(2) The following program outputs the data in X20 to X2F to R100 to R103 in units of 4 points.





The RBMOV (P) instruction is useful to batch transfer a large quantity of file register data with the QnHCPU/QnPHCPU/QnPRHCPU.

For the QnUCPU, the processing speed of the RBMOV instruction is equivalent to that of the BMOV instruction.

The comparison of processing speed between the RBMOV and BMOV instructions is as follows:

(1) Transfer from file registers to internal devices/internal devices to file registers

CPU	Instruction	Target memory where file register is stored	1 word		1000 words		10000 words	
			Min.	Max.	Min.	Max.	Min.	Max.
QnHCPU QnPHCPU QnPRHCPU	RBMOV	Standard RAM	20.0 μs		91.0 μs		775.0 μs	
		SRAM card	22.0 μs		305.0 μs		2900.0 μs	
		Flash card *1	22.5 μs		405.0 μs		3950.0 μs	
	BMOV	Standard RAM	7.5 μs		76.2 μs		720.0 μs	
		SRAM card	8.0 μs		384.0 μs		3900.0 μs	
		Flash card *1			418.0 μs		4250.0 μs	
QnCPU	RBMOV	Standard RAM	45.5 μs		215.0 μs		1850.0 μs	
		SRAM card	49.5 μs		540.0 μs		5150.0 μs	
		Flash card *1			572.0 μs		5800.0 μs	
	BMOV	Standard RAM	17.5 μs		177.0 μs		1700.0 μs	
		SRAM card	18.0 μs		500.0 μs		5050.0 μs	
		Flash card *1			572.0 μs		5800.0 μs	
Q00UCPU Q01UCPU	RBMOV	Standard RAM	12.2 μs	34.9 μs	121.5 μs	145.1 μs	1111.5 μs	1135.1 μs
		SRAM card*2	-	-	-	-	-	-
		Flash card *2	-	-	-	-	-	-
	BMOV	Standard RAM	7.3 μs	13.8 μs	116.5 μs	124.2 μs	1106.5 μs	1114.2 μs
		SRAM card*2	-	-	-	-	-	-
		Flash card *2	-	-	-	-	-	-
Q02UCPU	RBMOV	Standard RAM	9.4 μs	31.3 μs	118.5 μs	141.3 μs	1108.5 μs	1131.3 μs
		SRAM card	9.4 μs	31.4 μs	178.5 μs	201.3 μs	1708.5 μs	1731.3 μs
		Flash card *1	9.4 μs	32.1 μs	278.5 μs	301.3 μs	2708.5 μs	2731.3 μs
	BMOV	Standard RAM	5.0 μs	11.6 μs	114.5 μs	122.3 μs	1104.5 μs	1112.3 μs
		SRAM card	5.1 μs	11.7 μs	174.5 μs	182.3 μs	1704.5 μs	1712.3 μs
		Flash card *1	5.0 μs	11.6 μs	274.5 μs	282.3 μs	2704.5 μs	2712.3 μs
Q03UD(E)CPU	RBMOV	Standard RAM	11.3 μs	16.8 μs	120.7 μs	127.1 μs	1110.7 μs	1117.1 μs
		SRAM card	11.2 μs	16.7 μs	180.7 μs	187.1 μs	1710.7 μs	1717.1 μs
		Flash card *1	11.3 μs	16.8 μs	280.7 μs	287.1 μs	2710.7 μs	2717.1 μs
	BMOV	Standard RAM	4.8 μs	6.6 μs	114.7 μs	117.1 μs	1104.7 μs	1107.1 μs
		SRAM card	4.8 μs	6.6 μs	174.7 μs	177.1 μs	1704.7 μs	1707.1 μs
		Flash card *1	4.8 μs	6.5 μs	274.7 μs	277.1 μs	2704.7 μs	2707.1 μs
Q04UD(E)HCPU Q06UD(E)HCPU Q10UD(E)HCPU Q13UD(E)HCPU Q20UD(E)HCPU Q26UD(E)HCPU Q50UDEHCPU Q100UDEHCPU	RBMOV	Standard RAM	9.2 μs	15.1 μs	61.0 μs	68.6 μs	531.0 μs	538.6 μs
		SRAM card	9.4 μs	15.6 μs	165.0 μs	172.6 μs	1576.0 μs	1583.6 μs
		Flash card *1	9.4 μs	15.7 μs	260.0 μs	267.6 μs	2526.0 μs	2533.6 μs
	BMOV	Standard RAM	4.1 μs	5.6 μs	56.0 μs	58.6 μs	526.0 μs	528.6 μs
		SRAM card	4.5 μs	6.1 μs	160.0 μs	162.6 μs	1571.0 μs	1573.6 μs
		Flash card *1	4.3 μs	6.2 μs	255.0 μs	257.6 μs	2521.0 μs	2523.6 μs

\*1: When file registers are stored in the Flash card, no processing is performed for transfer from internal devices to file registers.  
 \*2: Unusable for the Q00UCPU and Q01UCPU.

(2) Transfer from file registers to file registers

CPU	Instruction	Target memory where file register is stored	1 word		1000 words		10000 words	
			Min.	Max.	Min.	Max.	Min.	Max.
QnHCPU QnPHCPU QnPRHCPU	RBMOV	Standard RAM	20.0 μs		91.0 μs		775.0 μs	
		SRAM card	22.5 μs		545.0 μs		5300.0 μs	
	BMOV	Standard RAM	7.5 μs		77.0 μs		720.0 μs	
		SRAM card	8.5 μs		692.0 μs		7050.0 μs	
QnCPU	RBMOV	Standard RAM	45.5 μs		215.0 μs		1850.0 μs	
		SRAM card	50.0 μs		870.0 μs		8350.0 μs	
	BMOV	Standard RAM	17.5 μs		179.0 μs		1700.0 μs	
		SRAM card	18.5 μs		839.0 μs		8600.0 μs	
Q00UCPU Q01UCPU	RBMOV	Standard RAM	12.6 μs	35.3 μs	232.5 μs	256.1 μs	2211.5 μs	2235.1 μs
		SRAM card*1	-	-	-	-	-	-
	BMOV	Standard RAM	7.7 μs	14.2 μs	227.5 μs	234.2 μs	2206.5 μs	2214.2 μs
		SRAM card*1	-	-	-	-	-	-
Q02UCPU	RBMOV	Standard RAM	9.6 μs	31.5 μs	228.5 μs	252.3 μs	2208.5 μs	2231.3 μs
		SRAM card	9.6 μs	31.5 μs	378.5 μs	401.3 μs	3708.5 μs	3731.3 μs
	BMOV	Standard RAM	5.2 μs	11.8 μs	224.5 μs	232.3 μs	2204.5 μs	2212.3 μs
		SRAM card	5.2 μs	11.8 μs	374.5 μs	382.3 μs	3704.5 μs	3712.3 μs
Q03UD(E)CPU	RBMOV	Standard RAM	11.2 μs	16.7 μs	230.7 μs	237.1 μs	2210.7 μs	2217.1 μs
		SRAM card	11.6 μs	16.7 μs	380.7 μs	387.1 μs	3710.7 μs	3717.1 μs
	BMOV	Standard RAM	4.9 μs	6.7 μs	224.7 μs	227.1 μs	2204.7 μs	2207.1 μs
		SRAM card	5.2 μs	6.7 μs	374.7 μs	377.1 μs	3704.7 μs	3707.1 μs
Q04UD(E)HCPU Q06UD(E)HCPU Q10UD(E)HCPU Q13UD(E)HCPU Q20UD(E)HCPU Q26UD(E)HCPU Q50UDEHCPU Q100UDEHCPU	RBMOV	Standard RAM	9.3 μs	15.5 μs	118.0 μs	124.6 μs	1102.0 μs	1107.6 μs
		SRAM card	9.7 μs	15.5 μs	365.0 μs	371.6 μs	3571.0 μs	3578.6 μs
	BMOV	Standard RAM	4.3 μs	6.2 μs	113.0 μs	115.6 μs	1096.0 μs	1098.6 μs
		SRAM card	4.5 μs	6.1 μs	360.0 μs	362.6 μs	3566.0 μs	3568.6 μs

\*1: Unusable for the Q00UCPU and Q01UCPU.

## 7.18.20 UMSG



Ⓢ : String to display on display unit, or lead number (string) of device storing string to display


Setting Data	Internal Devices		R, ZR	Indirect Specification	J		U	Zn	Constants		Other
	Bit	Word			Bit	Word			K, H	Real String	
Ⓢ	—	○		○			—			△*1	—

\*1: Only strings can be used




## Function

- (1) The string data specified by Ⓢ is displayed as a user message in the display unit.  
 The string specified directly by Ⓢ (surrounded by double quotation marks (")) or the string from the device number specified by Ⓢ until the device number storing "00<sub>H</sub>" is displayed.



- (2) Strings of up to 128 single-byte characters can be displayed in the display unit.
- (3) The user message is displayed when the UMSG instruction command is rising.  
 If the string is changed while the command is on, then the modified user message will appear in the display unit.
- (4) The string specified by the UMSG instruction is displayed upon END processing. If two or more UMSG instructions are executed, then the last UMSG instruction executed before the END is valid. If two or more programs are running, then the last UMSG instruction to be executed is valid.
- (5) This instruction is not processed if it is run when no display unit is mounted.
- (6) If the "ESC" key on the display unit is pressed while a user message is being displayed, the displayed message will disappear.  
 To display the message again, execute "User Message" from the menu screen on the display unit.
- (7) If a NULL code (00<sub>H</sub>) is specified as the argument to this instruction, then any message currently being displayed will disappear.  
 The procedure for specifying a NULL code (00<sub>H</sub>) in the instruction parameter is as follows.



See the MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals) for details about the display unit.

## Operation Error


- (1) The following will cause a computation error, setting the error flag (SM0), and storing an error code in SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	More than 128 characters are specified in the Ⓢ string.	—	—	—	—	—	○
4101	There is no NULL code (00 <sub>H</sub> ) within the range of the target device following the device number specified by Ⓢ	—	—	—	—	—	○

## Program Example

(1) This program displays the string stored after D10 on the display unit, when X10 is set to "on".

[Ladder Mode]




[List Mode]


Step	Instruction	Device
0	LD	X10
1	UMSG	D10
3	END	

[Action]

	b15 to b8	b7 to b0
D10	4CH (i)	69H (L)
D11	6EH (e)	65H (n)
D12	2DH (A)	41H (-)
D13	20H (w)	77H ( )
D14	6FH (r)	72H (o)
D15	6BH (i)	69H (k)
D16	6EH (g)	67H (n)
D17	00H	




Run UMSG instruction



(2) This program displays "Line-A Working" on the display unit when M0 is set to "on".

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	M0
1	UMSG	"Line-A Working"
11	END	


[Action]

b15 to b8	b7 to b0
60H	82H
89H	83H
43H	83H
93H	83H
40H	81H
5EH	89H
5DH	93H
86H	92H
0000H	

"Line-A Working"




Run UMSG instruction



(3) This program displays "Line-B stop" on the display unit when X10 is set to "on", and clears the message when X10 is set to "off".


[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X10
1	UMSG	"Line-B stop"
11	LDI	X10
12	UMSG	""
14	END	

[Action]



# CHAPTER 8 INSTRUCTIONS FOR DATA LINK

## 8.1 Network refresh instructions


### Remark

In this chapter, instruction names are abbreviated as follows if not specified particularly.

- S(P).ZCOM → ZCOM
- S(P).RTWRITE → RTWRITE
- S(P).RTREAD → RTREAD

### 8.1.1 S.ZCOM, SP.ZCOM

Basic High performance Process Redundant Universal LCPU



Jn : Network No. of host station (BIN 16 bits)

Un : Head I/O number of host station network module (BIN 16 bits)

Setting Data	Internal Devices		R, ZR	Jn		Un	Zn	Constants	Other
	Bit	Word		Bit	Word				
—									


The ZCOM instruction is used to perform refresh at any timing during execution of a sequence program.

The targets of refresh performed by the ZCOM instruction are indicated below.

- Refresh of CC-Link IE Controller Network (when refresh parameters are set) (QCPU only)
- Refresh of CC-Link IE Field Network (when refresh parameters are set)  
(Universal model QCPU whose serial number (first five digits) is "12012" or later and LCPU whose serial number (first five digits) is "13012" or later only)
- Refresh of MELSECNET/H (when refresh parameters are set) (QCPU only)
- Auto refresh of CC-Link (when refresh device is set)
- Auto refresh of intelligent function module (when auto refresh is set)


### Function

- (1) When the ZCOM instruction is executed, the CPU module temporarily suspends processing of the sequence program and conducts refresh processing of the network modules designated by Jn/Un. (For LCPU whose serial number (first five digits) is "13011" or earlier, the designation by Jn cannot be made.)




- (2) The ZCOM instruction does not perform the following processing.
- (a) Communication processing between CPU module and programming tool
  - (b) Monitor processing of other station
  - (c) Read processing of buffer memory of other intelligent function module by serial communication module.
  - (d) Low-speed cyclic data transmission of MELSECNET/H
- (3) CC-Link IE Controller Network and MELSECNET/H (PLC to PLC network)
- (a) When the scan time for the sequence program of host station is longer than the scan time for the other station, the ZCOM instruction is used to ensure the data reception from the other station.

(1) Example of data communications when the ZCOM instruction is not used




(2) Example of data communications when the ZCOM instruction is used



For details on the transmission delay time on CC-Link IE Controller Network and MELSECNET/H (PLC to PLC network), refer to the manuals below:

- CC-Link IE Controller Network Reference Manual
- Q Corresponding MELSECNET/H Network System Reference Manual (PLC to PLC network)

- (b) When the link scan time is longer than the sequence program scan time, data communications will not be faster even if the ZCOM instruction is used.



## (4) MELSECNET/H (remote I/O network)


The link refresh of the remote master station is performed by the "END processing" of the CPU module.

Since link scan is performed at completion of link refresh, link scan 'synchronizes' with the program of the CPU module.


When the ZCOM instruction is used at the remote master station, link refresh is performed at the point of ZCOM instruction execution, and link scan is performed at completion of link refresh.

Hence, use of the ZCOM instruction at the remote master station speeds up send/receive processing to/from the remote I/O station.

## (1) When the ZCOM instruction is not used



## (2) When the ZCOM instruction is used



For details on the transmission delay time on MELSECNET/H (remote I/O network), refer to the manual below:

- Q Corresponding MELSECNET/H Network System Reference Manual (Remote I/O network)

## (5) The ZCOM instruction can be used as many times as desired in sequence programs.

However, note that each execution of a refresh operation will lengthen the sequence program scan time by the amount of time required for the refresh operation.

## (6) Designating "Un" in the argument enables the target designation of the intelligent function as well as the network modules.

In this case, the auto refresh is performed for the buffer memory of the intelligent function modules. (It replaces the FROM/TO instructions.)

## (7) Only with the Universal model QCPU and LCPU, interruption of processing is enabled during the execution of the ZCOM instruction. However, when refresh data are used in an interrupted program, the data can split.

### Point

1. The ZCOM instruction cannot be used in a fixed cycle execution type program or interrupt program.
2. The Redundant CPU has restrictions on use of the ZCOM instruction.  
Refer to the manual below for details.
  - QnPRHCPU User's Manual (Redundant System)

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2111	The module specified with the head I/O number is not a network module or intelligent function module.	○	○	○	○	○	—
4102	The specified network number is not connected to the host station.	○	○	○	○	○	○ <sup>*1</sup>
	The module specified with the head I/O number is not a network module or intelligent function module.	—	—	—	—	○	○

\*1: This error applies to modules whose first five digits of the serial number is "13012" or later.


### Point

To perform only communication with external devices, use the COM instruction (refer to Page 407, Section 7.6.9 and Page 409, Section 7.6.10).

## Program Example

- (1) The following program conducts a link refresh for the network module of network No. 6 while X0 is ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	S.ZCOM	J6
6	END	

- (2) The following program conducts a link refresh for the network module mounted to the position whose head I/O number is a X/Y30 to X/Y4F while X0 is ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	S.ZCOM	U3
6	END	

## 8.2 Reading/Writing Routing Information

### 8.2.1 S.RTREAD, SP.RTREAD


  
 • LCPU: The serial number (first five digits) is "13012" or later.



n : Transfer destination network No. (1 to 239) (BIN 16 bits)

Ⓣ : Head number of the devices that stores the read data (Device name)

Setting Data	Internal Devices		R, ZR	J		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n	○	○				—		○	—
Ⓣ	—	○				—		—	—

### Function

- Reads data from transfer destination network number specified by n, using routing information set by the routing parameters, and stores it into the area starting from Ⓣ.
- If no data for the transfer destination network number specified by n is set at the routing parameters, stores 0 into the area starting from Ⓣ.
- The contents of the data stored in the area starting from Ⓣ is as indicated below.

(Individual data ranges)

Ⓣ+0	Relay network number	(1 to 239)
+1	Relay station number	See the table below.
+2	Dummy	

[Specification range of relay station number]

Network Type	Specification Range
MELSECNET/H	1 to 64
CC-Link IE Controller Network	1 to 120
CC-Link IE Field Network	<ul style="list-style-type: none"> <li>Master station: Fixed at 125. (The fixed value is stored.)</li> <li>Local station: 1 to 120 (A station number is stored.)</li> </ul>


### Operation Error

- In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value in n is the value other than 1 to 239.	—	○	○	○	○	○
4101	The device specified by Ⓣ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

(1) The following program reads the routing information for the network number specified by D0 when X0 is turned ON.



## 8.2.2 S.RTWRITE, SP.RTWRITE

• LCPU: The serial number (first five digits) is "13012" or later.



n : Transfer destination network No. (1 to 239) (BIN 16 bits)  
 (S) : Head number of the devices where the data to be written is stored (Device name)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n	○	○				—		○	—
(S)	—	○				—		—	—

## Function

- Registers routing information of (S) or later in the area for the transfer destination network number specified by n in the routing parameters.
- The following shows the contents of data to be set at (S) or later.

(Individual data ranges)

(S)+0	Relay network number	(0 to 239)
+1	Relay station number	See the table below.
+2	Dummy	

[Specification range of relay station number]

Network Type	Specification Range
MELSECNET/H	1 to 64
CC-Link IE Controller Network	1 to 120
CC-Link IE Field Network	<ul style="list-style-type: none"> <li>• Master station: Fixed at 125.</li> <li>• Local station: 1 to 120</li> </ul>

- If data for the transfer destination network number specified by n is set in the routing parameters, it is used to update the data in the area starting from (S).
- If all data in (S) or later ((S)+0 to (S)+2) is 0, the data for the transfer destination network number specified by n is deleted from the routing parameters.



## Operation Error


- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4100	The value in n is the value other than 1 to 239. The data of ⑤ or later exceeds each setting range. The total number of routing information registered in the routing parameter of the network parameters and routing information registered with the RTWRITE instruction exceeds 64.	—	○	○	○	○	—
4101	The device specified by ⑤ exceeds the range of the corresponding device.	—	—	—	—	○	○

## Program Example

- (1) The following program writes the routing information specified by D1 to D3 to the network module of the network number specified by D0 when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	S.RTWRITE	D0 D1
9	END	

[Operation]

D0	1
D1	20
D2	1
D3	Dummy

[Content of routing parameter setting]

Transfer destination network number	Relay network number	Relay station number
1	20	1
2	10	2
3	10	1

# CHAPTER 9 MULTIPLE CPU DEDICATED INSTRUCTION

## 9.1 Writing to the CPU Shared Memory of Host CPU

The S.TO or TO instruction is used to write to the CPU shared memory of the host station in the multiple CPU system.


The following table indicates the usability of the S.TO and TO instructions.

CPU Module		S.TO Instruction	TO Instruction
Basic model QCPU	Q00JCPU	Unusable	Unusable
	Q00CPU, Q01CPU	Usable	Usable
High Performance model QCPU	Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU	Usable	Unusable
Process CPU	Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU	Usable	Unusable
Redundant CPU	Q12PRHCPU, Q25PRHCPU	Unusable	Unusable
Universal model QCPU	Q00UJCPU	Unusable	Unusable
	Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU, Q100UDEHCPU	Usable	Usable
LCPU	L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT	Unusable	Unusable

### (1) Operation of S.TO instruction

The S.TO instruction can write data to the CPU shared memory of the host CPU module.

The following figure shows the processing performed when the S.TO instruction is executed in CPU No. 1.




### (2) Operation of the TO instruction

The TO instruction can write device memory data to the following memories.

- CPU shared memory of host CPU module
- Buffer memory of intelligent function module

The following figure shows the processing performed when the TO instruction is executed in CPU No. 1.



**Point**

Both of the S.TO and TO instructions can be used for the Basic model QCPU and Universal model QCPU to write data to the CPU shared memory. However, use of the TO instruction is recommended to write data to the CPU shared memory of the host CPU module, since use of S.TO instruction reduces the number of steps and processing time.


**Remark**

Refer to Page 428, Section 7.8.2 when writing to the buffer memory of the intelligent function module by the TO instruction.



- Q00CPU, Q01CPU: The serial number (first five digits) is "04122" or later.
- High Performance model QCPU: Function version B or later

### 9.1.1 S.TO, SP.TO




- n1 : Head I/O number of the host CPU (BIN 16 bits)
- n2 : CPU shared memory address of the write destination host CPU (BIN 16 bits)
  - Basic model QCPU: 0 to 511
  - High Performance model QCPU, Process CPU, Universal model QCPU: 0 to 4095
- n3 : Head number of the devices where data to be written is stored (BIN 16 bits)
- n4 : Number of data blocks to be written (BIN 16 bits)
  - Basic model QCPU: 1 to 320
  - High Performance model QCPU, Process CPU: 1 to 256
  - Universal model QCPU: 1 to 2048
- (D) : Device of the host CPU which is turned ON for one scan by the completion of writing (bits)

Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n1	—	○				—		○	—
n2	—	○				—		○	—
n3	—	○				—		—	—
n4	—	○				—		○	—
(D)	○	○				—		—	—


## Function

- (1) Writes device data of words n3 to n4 to the CPU shared memory address specified by n2 of the host CPU module or later address.


When writing is completed, the completion bit specified by  $\text{\textcircled{D}}$  turns ON.



- (a) CPU shared memory address of the Basic model QCPU



- (b) CPU shared memory address of the High Performance model QCPU, Process CPU and Universal model QCPU\*2



\*1: Usable as a user free area when auto refresh setting is not made.

In addition, even when auto refresh setting is made, the auto refresh send range or later is usable as a user free area.

\*2: Data cannot be written to the multiple CPU high speed transmission area of the Universal model QCPU with the S(P).TO instruction.

- (2) When the number of write points is 0, no processing is performed and the completion device does not turn ON, either.
- (3) The S.TO instruction can be executed once to one scan for each CPU.  
When execution condition is established at two or more places at the same time, the S.TO instruction executed later is not processed since handshake is established automatically.
- (4) The number of data that can be written varies depending on the target CPU module.

CPU module	Number of Write Points
Basic model QCPU	1 to 320
High Performance model QCPU Process CPU	1 to 256
Universal model QCPU	1 to 2048



Writing data to CPU shared memory can be performed using the intelligent function module device.  
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Error


In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2107	When the head I/O number (n1) of the host CPU is other than that of the host CPU.	—	○	○	—	—	—
2110	No CPU module is installed at the position specified for the head I/O number of the CPU module.	○	○	○	—	○	—
4002	When the specified instruction is improper.	○	○	○	—	○	—
4003	When the number of devices specified is incorrect.	○	○	○	—	○	—
4004	When an Unavailable device is specified.	○	○	○	—	○	—
4100	When the head I/O number (n1) of the host CPU is other than 3E0 <sub>H</sub> / 3E1 <sub>H</sub> /3E2 <sub>H</sub> /3E3 <sub>H</sub> .	○	○	○	—	○	—
4101	When the host CPU operation information area, system area, or host CPU refresh area is specified to the CPU shared memory address (n2) of the write destination.	—	○	○	—	—	—
	When the number of write points (n4) is outside the specified range of the setting data.						
	When the head of the CPU shared memory address (n2) of the write destination host CPU exceeds the CPU shared memory address range. When the CPU shared memory address (n2) + the number of write points (n4) of the write destination host CPU exceeds the CPU shared memory address range. When the head number of the devices (n3) where the data to be written is stored + the number of write points (n4) exceeds the device range.	○	○	○	—	○	—
4111	When the host CPU operation information area, system area, or host CPU refresh area is specified to the CPU shared memory address (n2) of the write destination.	○	—	—	—	○	—
4112	When the head I/O number (n1) of the host CPU is other than that of the host CPU.	○	—	—	—	○	—

## Program Example

- (1) The following program stores 10 points of data from D0 into address 800<sub>H</sub> of the CPU shared memory of CPU No. 1 when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	SP.TO	H3E0 H800 D0 K10 M0
12	END	

**Remark**


The n1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.

	CPU Slot	Slot 0	Slot 1	Slot 2
Head I/O number	3E00	3E10	3E20	3E30
n1	3E0	3E1	3E2	3E3

Ver. **Basic** ~~High performance~~ ~~Process~~ ~~Redundant~~ **Universal** ~~LCP~~

• Q00CPU, Q01CPU: The serial number (first five digits) is "04122" or later.

## 9.1.2 TO, TOP, DTO, DTOP



- n1 : Head I/O number of the host CPU (BIN 16 bits)
  - Basic model QCPU: 3E0<sub>H</sub>
  - Universal model QCPU: 3E0<sub>H</sub> to 3E3<sub>H</sub>
- n2 : CPU shared memory address of the write destination host CPU (BIN 16 bits)
  - Basic model QCPU: 192 to 511
  - Universal model QCPU: 2048 to 4095, 10000 to 24335\*2
- (S) : Data to be written or head number of the devices where the data to be written is stored (BIN 16 bits)
- n3 : Number of data blocks to be written (BIN 16 bits)
  - Basic model QCPU: TO(P): 1 to 320, DTP(P) : 1 to 160
  - Universal model QCPU: TO(P): 1 to 14336\*2, DTP(P) : 1 to 7168\*2


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n1		○				○		○	○
n2		○				○		○	—
(S)		○				—		○	—
n3		○				○		○	—

\*2: The setting range varies depending on the auto refresh setting range of the multiple CPU high speed transmission function.


## Function

### TO


- (1) Writes device data of words (S) to n3 to the CPU shared memory address specified by n2 of the host CPU module or later address.




When a constant is specified to  $\textcircled{S}$ , writes the same data (value specified to  $\textcircled{S}$ ) to the area of n3 words from the specified CPU shared memory.



(a) CPU shared memory addresses of the Basic model QCPU



(b) CPU shared memory address of the Universal model QCPU\*3



\*2: Usable as a user free area when auto refresh setting is not made. In addition, even when auto refresh setting is made, the auto refresh send range or later is usable as a user free area.

\*3: With the following CPU modules, data cannot be written to the multiple CPU high speed transmission area.


- Q00UCPU
- Q01UCPU
- Q02UCPU

- (2) No processing is performed when the number of write points is 0.
- (3) The number of write data varies depending on the target CPU module.


CPU module	Number of Write Points
Basic model QCPU	1 to 320
Universal model QCPU	1 to 14336

**DTO**

- (1) Writes device data of words  $\textcircled{S}$  to  $(n3 \times 2)$  to the CPU shared memory address specified by  $n2$  of the host CPU module or later address.



When a constant is specified to  $\textcircled{S}$ , writes the same data (value specified to  $\textcircled{S}$ ) to the area of  $(n3 \times 2)$  words from the specified CPU shared memory.



- (2) No processing is performed when the number of write points is 0.  
 (3) The number of data that can be written varies depending on the target CPU module.

CPU module	Number of Write Points
Basic model QCPU	1 to 160
Universal model QCPU	1 to 7168

**Point**

Writing data to CPU shared memory can be performed using the intelligent function module device. For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

**Operation Error**

In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2110	No CPU module is installed at the position specified for the head I/O number of the CPU module.	○	—	—	—	○	—
4101	When the number of write points ( $n3$ ) is outside the specified range of the setting data. When the CPU shared memory address ( $n2$ ) of the write destination host CPU + the number of write points ( $n3$ ) exceeds the CPU shared memory range. When the head of CPU shared memory address ( $n2$ ) of the write destination host CPU is outside the allowable range.	○	—	—	—	○	—
4111	When the head of CPU shared memory address ( $n2$ ) of the write destination host CPU is an invalid value.	○	—	—	—	○	—
4112	When the I/O number specified in ( $n1$ ) is other than that of the host CPU (Exclude the case of when the multiple CPU high speed transmission area of other CPU is used.)	○	—	—	—	○	—



## Program Example

- (1) The following program stores 10 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 1 when X0 is turned ON.

[Ladder Mode]




[List Mode]

Step	Instruction	Device
0	LD	X0
1	TOP	H3E0 K10000 D0 K10
6	END	

- (2) The following program stores 20 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 4 when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	DTOP	H3E3 K10000 D0 K20
6	END	

### Remark

The n1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.


	CPU Slot	Slot 0	Slot 1	Slot 2
Head I/O number	3E00	3E10	3E20	3E30
n1	3E0	3E1	3E2	3E3

## 9.2 Reading from the CPU Shared Memory of another CPU

The FROM(P)/DFRO(P) instruction of Multiple CPU system can be read from the following memories.

- Buffer memory of intelligent function module
- CPU shared memory of other CPU module
- CPU shared memory of host CPU module (applicable for the Basic model QCPU and Universal model QCPU)

The following figure shows the processing performed when the FROM(P) instruction is executed in CPU No. 1.



\*1: Applicable for the Basic model QCPU and Universal model QCPU

**Remark** .....

Refer to Page 426, Section 7.8.1 for reading the buffer memory of the intelligent function module with the FROM/DFRO instruction.


.....

# 9.2.1 FROM, FROMP, DFRO, DFROP



- Q00CPU, Q01CPU: The serial number (first five digits) is "04122" or later.
- High Performance model QCPU: Function version B or later

1 When Basic model QCPU, Universal model QCPU is used



- n1 : Head I/O number of the reading target CPU module (BIN 16 bits)
  - Basic model QCPU: 3E0<sub>H</sub> to 3E2<sub>H</sub>
  - Universal model QCPU: 3E0<sub>H</sub> to 3E3<sub>H</sub>
- n2 : Head address of data to be read (BIN 16 bits)
  - Basic model QCPU: 0 to 512
  - Universal model QCPU: 0 to 4095, 10000 to 24335\*<sup>1</sup>
- Ⓧ : Head number of the devices where the read data is stored (BIN 16 bits)
- n3 : Number of read data (BIN 16 bits)
  - Basic model QCPU: FROM(P): 1 to 512, DFRO(P) : 1 to 256
  - Universal model QCPU: FROM(P): 1 to 14336\*<sup>1</sup>, DFRO(P) : 1 to 7168\*<sup>1</sup>


Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other U
	Bit	Word		Bit	Word				
n1	—	○			○			○	○
n2	—	○			○			○	—
Ⓧ	—	○			—			—	—
n3	—	○			○			○	—

\*1: The setting range varies depending on the auto refresh setting range of the multiple CPU high speed communication function.


## Function

### FROM

- (1) Reads the data of n3 words from the CPU shared memory address designated by n2 of the CPU module designated by n1, and stores that data into the area starting from the device designated by Ⓧ.




(a) CPU shared memory address of the Basic model QCPU



9.2 Reading from the CPU Shared Memory of another CPU  
9.2.1 FROM, FROMP, DFRO, DFROP

# FROM, FROMP, DFRO, DFROP

(b) CPU shared memory address of the Universal model QCPU\*3



\*2: Usable as a user free area when auto refresh setting is not made.

When auto refresh setting is made, the auto refresh send range and later are usable as a user free area.

\*3: With the following CPU modules, data cannot be read from the multiple CPU high speed transmission area.


- Q00UCPU
- Q01UCPU
- Q02UCPU

- (2) When 0 is specified in n3 as the number of data to be read, no processing is performed.  
 (3) The number of data to be read changes depending on the target CPU module.

CPU Module	Number of Read Points
Basic model QCPU	1 to 512
Universal model QCPU	1 to 14336

## DFRO

(1) Reads the data of  $(n3 \times 2)$  words from the CPU shared memory address designated by n2 of the CPU module designated by n1, and stores that data into the area starting from the device designated by ①.



- (2) When 0 is specified in n3 as the number of data to be read, no processing is performed.  
 (3) The number of data to be read changes depending on the target CPU module.

CPU Module	Number of Read Points
Basic model QCPU	1 to 256
Universal model QCPU	1 to 7168

### Point

Read of data from the CPU shared memory can also be performed using the intelligent function module devices. For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).


## Operation Error

In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.


Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2110	No CPU module is installed at the position specified for the head I/O number of the CPU module.	○	—	—	—	○	—
4101	The head of the CPU shared memory address (n2) which performs reading is outside the CPU shared memory range. The address of the CPU shared memory (n2) which performs reading + the number of read points (n3) is outside the CPU shared memory range. The read data storage device number ⊙ plus the number of read points (n3) is outside the specified device range. When the head of the CPU shared memory address (n2) which performs reading is an invalid value. (4097 to 9999)	○	—	—	—	○	—

## Program Example

- (1) The following program stores 10 points of data from address C0<sub>H</sub> of the CPU shared memory of CPU No. 2 into the area starting from D0 when X0 is turned ON.



- (2) The following program stores 20 points of data from address 10000 of the CPU shared memory of CPU No. 4 into the area starting from D0 when X0 is turned ON.



**Remark**


- (1) The value of n1 is specified by the first 3 digits of the hexadecimal 4digits which represent the head I/O number of the slot mounted to the CPU module.

	CPU Slot	Slot 0	Slot 1	Slot 2
Head I/O number	3E00	3E10	3E20	3E30
n1	3E0	3E1	3E2	3E3

- (2) The QCPU provides automatic interlocks for the FROM and TO instructions.

# FROM, FROMP, DFRO, DFROP

2 When High Performance model QCPU, Process CPU is used




- n1 : Head I/O number of the reading target CPU module (BIN 16 bits)
- n2 : Head address of data to be read (BIN 16 bits)
- (D) : Head number of the devices where the read data is stored (BIN 16 bits)
- n3 : Number of read data (BIN 16 bits)


Setting Data	Internal Devices		R, ZR	J		U	Zn	Constants K, H	Other U
	Bit	Word		Bit	Word				
n1	—		○			○		○	○
n2	—		○			○		○	—
(D)	—		○			—		—	—
n3	—		○			○		○	—

## Function

- (1) Reads the data of n3 words from the CPU shared memory address designated by n2 of the CPU module designated by n1, and stores that data into the area starting from the device designated by (D).



CPU shared memory address of the High Performance model QCPU and Process CPU



\*1: Usable as a user free area when auto refresh setting is not made.  
When auto refresh setting is made, the auto refresh send range and later are usable as a user free area.

- (2) When 0 is specified in n3 as the number of data to be read, no processing is performed.
- (3) The number of data to be read changes depending on the target CPU module.

CPU Module	Number of Read Points
High Performance model QCPU Process CPU	1 to 4096

### Point

Read of data from the CPU shared memory can also be performed using the intelligent function module devices.  
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Error


In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
2110	No CPU module is installed at the position specified for the head I/O number of the CPU module.	○	—	—	—	○	—
4101	The head of the CPU shared memory address (n2) which performs reading is outside the CPU shared memory range. The address of the CPU shared memory (n2) which performs reading + the number of read points (n3) is outside the CPU shared memory range. The read data storage device number ⊙ plus the number of read points (n3) is outside the specified device range. When the head of the CPU shared memory address (n2) which performs reading is an invalid value. (4097 to 9999)	○	—	—	—	○	—

## Program Example

- (1) The following program stores data of 10 points from address 800<sub>H</sub> of the CPU shared memory of CPU No. 2. into the area starting from D0 when X0 is turned ON.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	FROM	H3E1 H800 D0 K10
6	END	

### Remark

- (1) The value of n1 is specified by the first 3 digits of the hexadecimal 4digits which represent the head I/O number of the slot mounted to the CPU module.

	CPU Slot	Slot 0	Slot 1	Slot 2
Head I/O number	3E00	3E10	3E20	3E30
n1	3E0	3E1	3E2	3E3


- (2) The QCPU provides automatic interlocks for the FROM and TO instructions.

# CHAPTER 10 MULTIPLE CPU HIGH-SPEED TRANSMISSION DEDICATED INSTRUCTIONS

## 10.1 Overview

The multiple CPU high-speed transmission dedicated instruction directs the Universal model QCPU to write/read device data to/from the Universal model QCPU in another CPU.

The following shows an operation when CPU No.1 writes device data to CPU No.2 with the multiple CPU high-speed transmission dedicated instruction.



### Point

The multiple CPU high-speed transmission dedicated instruction in either host CPU or another CPU (target CPU module of instruction) is available only for the following CPU modules.

- Q03UDCPU, Q04UDHCPU, Q06UDHCPU  
The first five digits of serial number is 10012 or higher.
- Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU
- QnUDE (H) CPU

(1) Parameter setting and system configuration to execute the multiple CPU high-speed transmission dedicated instruction  
The multiple CPU high-speed transmission dedicated instruction can be executed in the following parameter setting and system configuration.

- CPU No.1 uses QnUD(H)CPU or QnUDE(H)CPU.
- The multiple CPU high speed main base unit (Q3□DB) is used.
- "Use multiple CPU high speed transmission" is selected in the Multiple CPU settings screen of PLC parameter.



(2) Writable/readable devices

(a) Writable/readable device names

The following table shows the devices that can be written to/read from the Univesal model QCPU in another CPU with the multiple CPU high-speed transmission dedicated instruction.

Category	Type	Device name	Setting of target device	Remarks
Internal user device	Bit device	X, Y, M, L, B, F, SB	△	Requirements for the setting • Digits are specified by 16 bits (4 digits). • The start bit device is multiples of 16(10 <sub>H</sub> ).
	Word device	T, ST, C, D, W, SW	○	—
Internal system device	Bit device	SM	△	Requirements for the setting • Digits are specified by 16 bits (4 digits). • The start bit device is multiples of 16(10 <sub>H</sub> ).
	Word device	SD	○	—
File register	Word device	R, ZR	○	—

○ :Settable △ :Settable with conditions

**Point**

SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the D(P).DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.


(3) Specification method of a device and writable/readable device range

There are two methods for specifying a device in another CPU: device specification and string specification. They differ in writable/readable device range to another CPU.

(a) Device specification

The device specification is a method to directly specify a device in another CPU to be written/read.


Program for device specification with the DP.DDWR instruction



In the device specification, data can be written/read within the device range of host CPU.

For example, when data register in host CPU is 12k points and data register in another CPU is 16k points, data can be written/read by 12k points from the start of the data register in another CPU.


Writable/readable device range in device specification



(b) String specification

The string specification is a method to specify a device in another CPU to be written/read by character string.


Program for string specification with the DP.DDWR instruction



In the string specification, data can be written to/read from all device ranges of another CPU.

For example, when data register in host CPU is 12k points and data register in another CPU is 16k points, data can be written/read by 16k points from the start of the data register in another CPU.

Writable/readable device range in string specification



**Remark**

The following explains precautions for string specification.

- The number of characters that can be specified is 32.
- Whether "0" is appended at the start of the device number or not, the devices are processed as the same.  
For example, both "D1" and "D0001" are processed as "D1".
- Whether a device is specified by upper case character or lower-case character, they are processed as the same.  
For example, both "D1" and "d1" are processed as "D1".
- If a device not existing in another CPU is specified by a character string, the instruction will be completed abnormally.

(4) Managing the multiple CPU high speed transmission area


(a) The multiple CPU high speed transmission area is managed by blocks in units of 16 words.

The following table shows the number of blocks that can be used in each CPU and the number of blocks used in the instruction.

C Number of CPU modules	System area*1	
	1k points	2k points
2	46	110
3	22	54
4	14	35

\*1: For setting of the system area, refer to the QCPU User's Manual (Multiple CPU System).

(b) The following shows configuration of the multiple CPU high speed transmission area when the multiple CPU system is configured with three CPU modules and the system area size is 1k word.



(5) The number of blocks used for the instruction

The number of blocks used for the instruction depends on the number of write points.  
The following table shows the number of blocks used for the instruction.

Number of write/read points specified by the instruction	D(P).DDWR instruction	D(P).DDR instruction
1 to 4	1	1
5 to 20	2	
21 to 36	3	
37 to 52	4	
53 to 68	5	
69 to 84	6	
85 to 100	7	

(6) The multiple CPU high-speed transmission dedicated instructions that can be executed concurrently

For the Universal model QCPU, the multiple CPU high-speed transmission dedicated instructions can be concurrently executed within the range satisfying the following formula.

$$\left[ \begin{array}{c} \text{The number of blocks that} \\ \text{can be used in each CPU} \end{array} \right] \geq \left[ \begin{array}{c} \text{Total number of blocks used for the} \\ \text{instructions concurrently executed} \end{array} \right]$$

When the number of blocks used for the multiple CPU high-speed transmission dedicated instructions exceeds the total number of blocks in the multiple CPU high speed transmission area, the instruction will not be executed in the scan (no processing) but executed at the next scan.

Note that the instruction will be completed abnormally when the number of empty blocks in the multiple CPU high speed transmission area is less than the setting values of SD796 to SD799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) at the execution of the instruction.

The following table shows execution possibility of the multiple CPU high-speed transmission dedicated instructions when the number of empty blocks in the multiple CPU high speed transmission area is less than the number of blocks used for the multiple CPU high-speed transmission dedicated instructions or the setting values of SD796 to SD799.

Magnitude relation between the number of blocks used for the instructions*1 and the number of empty blocks	Number of blocks used for the instruction*1 ≤ Number of empty blocks*2	Number of blocks used for the instruction*1 > Number of empty blocks*2
SD setting value*3 ≤ Number of empty blocks*2	Executed	Not executed (no processing)
SD setting value*3 > Number of empty blocks*2	Completed abnormally	

\*1:The number of blocks used for the multiple CPU high-speed transmission dedicated instruction.  
\*2:The number of empty blocks in the multiple CPU high-speed transmission area.  
\*3:Setting values from SD796 of SD799.


- (7) Interlock when using the multiple CPU high-speed transmission dedicated instruction
- (a) Special relays SM796 to SM799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) can be used as an interlock for the multiple CPU high-speed transmission dedicated instruction.

When executing the multiple CPU high-speed transmission dedicated instructions concurrently, use SM796 to SM799 as an interlock for the instructions.

**Point**

When using special relays SM796 to SM799, set the maximum number of blocks for the instruction used for each CPU to special registers SD796 to SD799. (For example, when the maximum number of blocks for the multiple CPU high-speed transmission dedicated instruction to be executed to CPU No.3 is 5, set 5 to SD798.)


When the multiple CPU high speed transmission area becomes equal to or less than the number of blocks set at SD796 to SD799, the corresponding special relay (SM796 to SM799) turns on.




(b) Program example when SM796 to SM799 are used as an interlock

The following shows a program that executes the D.DDWR instruction to CPU No.2 at the rise of X0, and executes the D.DDWR instruction to CPU No.3 at the rise of X1.


The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction



The DDWR instruction is executed to CPU No.2 at the rise of X0



The DDWR instruction is executed to CPU No.3 at the rise of X1




(8) Program example when the multiple CPU high-speed transmission dedicated instructions are executed to CPU modules by turns

When the multiple CPU high-speed transmission dedicated instructions are executed to Universal model QCPUs by turns, release an interlock to prevent the concurrent execution.


Use the cyclic transmission area device (from U3En\G10000) as an interlock.

The following shows a program example when the multiple CPU high-speed transmission dedicated instructions are executed at CPU No.s 1 and 2 by turns.

Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No.1



Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No.2



(9) Program example when data exceeding 100 words are written/read with the multiple CPU high-speed transmission dedicated instruction

The maximum number of write/read points that can be processed with the multiple CPU high-speed transmission dedicated instruction is 100 words. Data exceeding 100 words can be written/read by executing the multiple CPU high-speed transmission dedicated instruction at several times.

The following shows a program example using the D(P).DDWR instruction of the multiple CPU high-speed transmission dedicated instruction. The similar program can be used when using the D(P).DDRDR instruction of the multiple CPU high-speed transmission dedicated instruction.


(a) Program example when one D(P).DDWR instruction is executed.

The following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No.1 to ZR0 to ZR999 in CPU No.2 with the D.DDWR instruction.

In the following program example, the next D.DDWR instruction is executed after the completion device of the D.DDWR instruction (M2) turns on so that only one D.DDWR instruction may be executed.

Program example when one D(P).DDWR instruction is executed

The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting is set to CPU No.2






(b) Program example when the D(P).DDWR instructions are executed concurrently

The following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No.1 to ZR0 to ZR999 in CPU No.2 with the D.DDWR instruction.

As shown on the program example, multiple CPU device write/read instructions can be executed concurrently. When reading/writing devices with the multiple CPU high-speed transmission dedicated instructions concurrently, the more the total number of blocks in the multiple CPU high speed transmission area (send area), the more the time taken to complete reading/writing with the multiple CPU high-speed transmission dedicated instruction can be shortened.

Program example when the D(P).DDWR instructions are executed concurrently


The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting is set to CPU No.2





- Universal model QCPU: The serial number (first five digits) is "10012" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU cannot be used.

## 10.2 D.DDWR, DP.DDWR



Setting Data	Internal Devices		R, ZR	J <sub>0</sub> ~ <sub>3</sub>		U <sub>0</sub> ~ <sub>3</sub>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n *1	—	○	○			—		○	—
S <sub>1</sub> *2	—	△ *3	△ *4			—		—	—
S <sub>2</sub> *2	—	○	○			—		—	—
D <sub>1</sub> *2	—	○	○			—		—	—
D <sub>2</sub> *2	△ *6	—	△ *4			—		—	—

- \*1: Index modification cannot be made to setting data n.
- \*2: Index modification cannot be made to setting data from S<sub>1</sub> to D<sub>2</sub>.
- \*3: Local devices cannot be used.
- \*4: File registers cannot be used per program.
- \*5: FD @□ (indirect specification) cannot be used.
- \*6: FX and FY cannot be used.

### Set Data

Setting data	Description	Data type
n	The result of dividing the start I/O number of another CPU by 16 CPU No.1: 3E0 <sub>H</sub> , CPU No.2: 3E1 <sub>H</sub> , CPU No.3: 3E2 <sub>H</sub> , CPU No.4: 3E3 <sub>H</sub>	BIN 16 bits
S <sub>1</sub>	Start device of the host CPU that stores control data	Device name
S <sub>2</sub>	Start device of the host CPU that stores data to be written	
D <sub>1</sub>	Start device of another CPU where data to be written will be stored	Device *7 Character string *8*9
D <sub>2</sub>	Completion device	Bit


- \*7: By specifying a file register (R, ZR), data can be written to devices in another CPU, outside the range of host CPU.
- \*8: By specifying the start device by " ", data can be written to devices in another CPU, outside the range of host CPU.
- \*9: Indexed devices cannot be specified (e.g. D0Z0).

### Control Data

Device	Item	Setting data	Setting range	Set by
S <sub>1</sub> +0	Completion status	An execution result upon completion of the instruction is stored. 0000 <sub>(H)</sub> : No errors (normal completion) Other than 0000 <sub>(H)</sub> : Error code (error completion)	—	System
S <sub>1</sub> +1	Number of write points	Set the number of write points in units of words.	1 to 100	User

## Function

- (1) In multiple CPU system, data stored in a device specified by host CPU (S2) or later is stored by the number of write points specified by (D2)+1 into a device specified by another CPU (n) (D1) or later.



- (2) Whether to complete the D(P).DDWR instruction normally can be checked by the completion device (D2)+0 and completion status display device (D2)+1.
- Completion device (D2)+0  
Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing.
  - Completion status display device (D2)+1  
This device turns on/off depending on the status upon completion of the instruction.
    - Normal completion: Off
    - Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing (At error completion, an error code is stored at control data (S1)+0: Completion status).
- (3) The number of blocks used for the instruction depends on the number of write points (refer to Page 686, Section 10.1).

Number of blocks used for the instruction

Number of write points specified by the instruction	D(P).DDWR instruction
1 to 4	1
5 to 20	2
21 to 36	3
37 to 52	4
53 to 68	5
69 to 84	6
85 to 100	7

- (4) The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.  
Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799) as an interlock prevent error completion (refer to Page 687, Section 10.1).

## Operation Error

In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4350	Specified another CPU is incorrect. Or the multiple CPU high-speed transmission dedicated instruction is disabled. <ul style="list-style-type: none"> <li>The reserved CPU has been specified.</li> <li>A CPU that is not mounted has been specified.</li> <li>Another CPU start I/O number divided by 16n is not within the range from 3E0<sub>H</sub> to 3E3<sub>H</sub>.</li> <li>The instruction was executed when the module is set to "Do not use multiple CPU high speed transmission".</li> <li>The instruction was executed with the CPU module that cannot use this instruction.</li> <li>The host CPU has been specified.</li> <li>The CPU where the instruction cannot be executed has been specified.</li> </ul>	—	—	—	—	○	—
4351	Another CPU does not support this instruction.	—	—	—	—	○	—
4352	The number of devices is incorrect.	—	—	—	—	○	—
4353	The device that cannot be used for the instruction has been specified.	—	—	—	—	○	—
4354	A device has been specified by the character string that cannot be used.	—	—	—	—	○	—
4355	The number of write points, (S)+1, is other than 0 to 100.	—	—	—	—	○	—


In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device (S)+0).

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
0010 <sub>H</sub>	The request of the instruction to the target CPU is more than the acceptable value (no empty block exists in the multiple CPU high speed transmission area).	—	—	—	—	○	—
1001 <sub>H</sub>	A device of another CPU specified in (S) cannot be used for the CPU, or is outside the device range.	—	—	—	—	○	—
1003 <sub>H</sub>	The response of the instruction from another CPU cannot be returned (no empty block exists in the multiple CPU high speed transmission area).	—	—	—	—	○	—
1080 <sub>H</sub>	The number of write points set with the D(P).DDWR instruction is 0.	—	—	—	—	○	—

## Program Example

(1) This program stores data by 10 words starting from D0 in host CPU into W10 or later in CPU No.2 when X0 turns on.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	MOV P	K10 D101
3	DP.DDWR	H3E1 D100 D0 W10 M100
13	LD	M100
14	MPS	
15	ANI	M101
16	SET	M102
17	MPP	
18	AND	M101
19	SET	M103
20	END	


## Caution

- (1) Digit specification of bit device is possible for n, (S2), and (D1). Note that when the digit specification of bit device is made to (S2) or (D1), the following conditions must be met.
  - Digits are specified by 16 bits (4 digits).
  - The start bit device is multiples of 16 (10<sub>H</sub>).
- (2) Execute this instruction after checking that the write target CPU is powered on. Not doing so may end up no processing.
- (3) If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.
- (4) SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the D(P).DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.



- Universal model QCPU: The serial number (first five digits) is "10012" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU cannot be used.

## 10.3 D.DDRD, DP.DDRD



Setting Data	Internal Devices		R, ZR	J <sub>DD</sub>		U <sub>DD</sub>	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
n <sup>*1</sup>	—	○	○			—		○	—
(S1) <sup>*2</sup>	—	△ <sup>*3</sup>	△ <sup>*4</sup>			—		—	—
(S2) <sup>*2</sup>	—	○	○			—		—	—
(D1) <sup>*2</sup>	—	○	○			—		—	—
(D2) <sup>*2</sup>	△ <sup>*6</sup>	—	△ <sup>*4</sup>			—		—	—

- \*1: Index modification cannot be made to setting data n.
- \*2: Index modification cannot be made to setting data from (S1) to (D2).
- \*3: Local devices cannot be used.
- \*4: File registers cannot be used per program.
- \*5: FD @□ (indirect specification) cannot be used.
- \*6: FX and FY cannot be used.

## Set Data

Setting data	Description	Data type
n	The result of dividing the start I/O number of another CPU by 16 CPU No.1: 3E0 <sub>H</sub> , CPU No.2: 3E1 <sub>H</sub> , CPU No.3: 3E2 <sub>H</sub> , CPU No.4: 3E3 <sub>H</sub>	BIN 16 bits
(S1)	Start device of the host CPU that stores control data	Device name
(S2)	Start device of another CPU that stores data to be read	
(D1)	Start device of the host CPU where read data will be stored	Device <sup>*7</sup> Character string <sup>*8,9</sup>
(D2)	Completion device	Bit


- \*7: By specifying a file register (R, ZR), data can be read to devices in another CPU, outside the range of host CPU.
- \*8: By specifying the start device by " ", data can be read to devices in another CPU, outside the range of host CPU.
- \*9: Indexed devices cannot be specified (e.g. D0Z0).

## Control Data

Device	Item	Setting data	Setting range	Set by
(S1)+0	Completion status	An execution result upon completion of the instruction is stored. 0000(H): No errors (normal completion) Other than 0000(H): Error code (error completion)	—	System
(S2)+1	Number of read points	Set the number of read points in units of words.	1 to 100	User

## Function

- (1) In multiple CPU system, data stored in a device specified by another CPU (n) (D1) or later is stored by the number of read points specified by (S1)+1 into a device specified by host CPU (S2) or later.



- (2) Whether to complete the D(P).DDRD instruction normally can be checked by the completion device (D2)+0 and completion status display device (D2)+1.
- END processing in scan data that CPU completed the instruction turns on the device and the next END processing turns off the device.
  - This device turns on/off depending on the status upon completion of the instruction.
    - Normal completion: Off
    - Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing (At error completion, an error code is stored at control data (S1)+0: Completion status)).
- (3) The number of blocks used for the instruction depends on the number of read points (refer to Page 686, Section 10.1).

Number of blocks used for the instruction

Number of read points specified by the instruction	D(P).DDRD instruction
1 to 100	1

- (4) The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.  
Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799) as an interlock prevent error completion (refer to Page 687, Section 10.1).

## Operation Error

In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4350	Specified another CPU is incorrect. Or the multiple CPU high-speed transmission dedicated instruction is disabled. <ul style="list-style-type: none"> <li>The reserved CPU has been specified.</li> <li>A CPU that is not mounted has been specified.</li> <li>Another CPU start I/O number divided by 16n is not within the range from 3E0<sub>H</sub> to 3E3<sub>H</sub>.</li> <li>The instruction was executed when the module is set to "Do not use multiple CPU high speed transmission".</li> <li>The instruction was executed with the CPU module that cannot use this instruction.</li> <li>The host CPU has been specified.</li> <li>The CPU where the instruction cannot be executed has been specified.</li> </ul>	—	—	—	—	○	—
4351	Another CPU does not support this instruction.	—	—	—	—	○	—
4352	The number of devices is wrong.	—	—	—	—	○	—
4353	The device that cannot be used for the instruction has been specified.	—	—	—	—	○	—
4354	A device has been specified by the character string that cannot be used.	—	—	—	—	○	—
4355	The number of read points (Ⓢ+1) is other than 0 to 100.	—	—	—	—	○	—


In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device (Ⓢ+0).

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
0010 <sub>H</sub>	The request of the instruction to the target CPU is more than the acceptable value (no empty block exists in the multiple CPU high speed transmission area).	—	—	—	—	○	—
1001 <sub>H</sub>	The device for another CPU specified at Ⓢ cannot be used at another CPU, or is out of device range.	—	—	—	—	○	—
1003 <sub>H</sub>	The response of the instruction from another CPU module cannot be returned (no empty blocks exist in the multiple CPU high speed transmission area).	—	—	—	—	○	—
1081 <sub>H</sub>	The number of read points set with the D(P).DDR D instruction is other than 0.	—	—	—	—	○	—

## Program Example

- (1) This program stores data by 10 words starting from D0 in CPU No.2 into W10 or later in host CPU when X0 turns on.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	X0
1	MOV P	K10 D101
3	DP.DDRD	H3E1 D100 D0 W10 M100
13	LD	M100
14	MPS	
15	ANI	M101
16	SET	M102
17	MPP	
18	AND	M101
19	SET	M103
20	END	

## Caution

- Digit specification of bit device is possible for n, ②, and ①. Note that when the digit specification of bit device is made to ② or ①, the following conditions must be met.
  - Digits are specified by 16 bits (4 digits).
  - The start bit device is multiples of 16 (10<sub>H</sub>).
- Execute this instruction after checking that the read target CPU is powered on. Not doing so may end up no processing.
- If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.



# CHAPTER 11 REDUNDANT SYSTEM INSTRUCTIONS (For REDUNDANT CPU)

## 11.1 SP.CONTSW



- Ⓢ : Value other than 0 and used to identify the processing that issued the system switching request (BIN 16 bits)
- Ⓣ : Error completion device number (bits)

Setting Data	Internal Devices		R, ZR	J:G		U:G	Zn	Constants K, H	Other
	Bit	Word		Bit	Word				
Ⓢ	—	○			—			○	—
Ⓣ	○	○*1			—			—	—

\*1: The bit specification for the word device is available.

### Function

- (1) Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction.
- (2) When using the SP.CONTSW instruction for system switching, the "manual switching enable flag (SM1592)" must have been turned ON (enabled) in advance.
- (3) Ⓢ is provided to identify the processing block of the program where system switching occurred when multiple SP.CONTSW instructions are used.  
At Ⓢ, specify a value within the ranges -32768 to -1 and 1 to 32767 (1<sub>H</sub> to FFFF<sub>H</sub>).  
The Ⓢ value specified by the SP.CONTSW instruction is stored into the "system switching instruction argument (SD6)" of the error common information when the system switching is normally completed. \*2  
When multiple SP.CONTSW instructions are executed during the same scan, the argument of the SP.CONTSW instruction executed first is stored into the system switching instruction argument (SD6).
- (4) The Ⓢ value specified by the SP.CONTSW instruction is stored into the "system switching instruction argument (SD1602)" of the new control system CPU module when system switching is normally completed. \*3  
By reading the SD1602 value from the new control system CPU module, which the SP.CONTSW instruction was used for system switching can be confirmed.  
\*2: The Ⓢ value specified for the SP.CONTSW instruction can be confirmed in the error common information of the PLC diagnostics dialog box on GX Developer.  
\*3: The new control system CPU module means the CPU module that was switched from the standby system to the control system by the SP.CONTSW instruction.
- (5) The error completion device is turned ON by the control system CPU module when system switching by the SP.CONTSW instruction was unsuccessful.
  - (a) When OPERATION ERROR is detected due to any of the following reasons at the execution of the SP.CONTSW instruction, the error completion device is turned ON during the instruction execution.
    - 0 is specified at Ⓢ of the executed SP.CONTSW instruction.
    - The "manual switching enable flag (SM1592)" is OFF.
    - The SP.CONTSW instruction was executed by the standby system in the separate mode.
    - The SP.CONTSW instruction was executed in the debug mode.

- (b) If systems could not be switched due to any of the reasons given in the following table, the error completion device turns ON when system switching is executed in the END processing.

Reason No.	Reasons for System Switching Failure
0	Normally completed
1	Tracking cable is disconnected or faulty.
2	Hardware fault, power-off, reset or watchdog timer error occurred in the standby system.
3	Watchdog timer error occurred in the control system.
4	Preparations being made for tracking transfer.
5	Communication time-out.
6	Stop error occurred in the standby system. (Excluding watchdog timer error)
7	Operating status different between the control system and standby system.
8	Memory copy being executed from the control system to the standby system.
9	Write during RUN being executed.
10	Network fault detected by the standby system.

When the error completion device was turned ON due to unsuccessful system switching, 16 is stored into the "reason(s) for system switching (SD1588)" and the reason No. of the above table into the "reason(s) for system switching failure (SD1589)".

- (6) Use a user program or GX Developer to turn OFF the error completion bit that has turned ON.  
 If normal system switching is performed by the execution of the SP.CONTSW instruction with the error completion device ON, the error completion device of the new standby system CPU module is also turned OFF.  
 When system switching is performed due to a factor other than the SP.CONTSW instruction, however, the error completion device is not turned OFF.

## Operation Error

- (1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
4110	The value specified at ⑤ is 0 at execution of the SP.CONTSW instruction.	—	—	—	○	—	—
4120	The manual switching enable flag (SM1592) is OFF (disabled) at the execution of the SP.CONTSW instruction.	—	—	—	○	—	—
4121	The SP.CONTSW instruction was executed by the standby system CPU module in the separate mode. The SP.CONTSW instruction was executed in the debug mode.	—	—	—	○	—	—


- (2) If system switching was unsuccessful, the error flag (SM0) is turned ON and an error code is stored into SD0.

Error code	Error details	Q00J/ Q00/ Q01	QnH	QnPH	QnPRH	QnU	LCPU
6220	The tracking cable is disconnected or faulty. Hardware fault, power-off, reset or watchdog timer error occurred in the standby system. Watchdog timer error occurred in the control system. Preparations are being made for tracking transfer. Communication time-out occurred. A stop error, excluding watchdog timer error, occurred in the standby system. The operating status differs between the control system and standby system. Memory copy is being executed from the control system to the standby system. Writing during RUN Network fault was detected by the standby system.	—	—	—	○	—	—

## Program Example

- (1) The following program executes system switching on the leading edge of the system switching command (M100). If the system switching command (M100) remains ON, the SP.CONTSW instruction is also executed by the new control system CPU module after system switching. Therefore, M101 is added to the execution conditions as a consecutive switching prevention flag.

[Ladder Mode]



[List Mode]

Step	Instruction	Device
0	LD	SM1518
1	SET	M101
2	LD	M100
3	AND	SM1515
4	AND	SM1516
5	ANI	M101
6	SP. CONTSW	K1 M105
14	LD	M105
15	OUT	M100
16	RST	M105
17	END	

# APPENDICES

---

## Appendix 1 OPERATION PROCESSING TIME

---

### Appendix 1.1 Definition

- (1) Processing time taken by the QCPU, LCPU is the total of the following processing times.
  - Total of each instruction processing time
  - END processing time (including I/O refresh time)
  - Processing time for the function that increases the scan time
- (2) Instruction processing time  
This is the total of processing time of each instruction shown in Page 707, Appendix 1.2, Page 722, Appendix 1.3 and Page 746, Appendix 1.4.
- (3) END processing time, I/O refresh time, and processing time for the function that increases the scan time  
Refer to the following manual(s) for the END processing time, I/O refresh time, and processing time for the function that increases the scan time.
  - (a) For QCPUs
    - QnUCPU User's Manual (Functions Explanation, Program Fundamentals)
    - Qn(H)/QnPH/QnPRHCPU User's Manual  
(Functions Explanation, Program Fundamentals)
    - MELSEC-L CPU Module User's Manual  
(Functions Explanation, Program Fundamentals)

# Appendix 1.2 Operation Processing Time of Basic Model QCPU

The processing time for the individual instructions are shown in the table on the following pages.

Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.



When using a file register (ZR), module access device (Un\G□, U3En\G0 to G511), and link direct device (Jn\□), add the processing time shown in Page 721, Appendix 1.2(6) to that of the instruction.

## (1) Sequence instructions

Instruction	Condition (Device)		Processing Time (μs)			
			Q00JCPU	Q00CPU	Q01CPU	
LD LDI AND ANI OR ORI	X0		0.20	0.16	0.10	
	D0.0		0.30	0.24	0.15	
LDP LDF ANDP ANDF ORP ORF	X0		0.30	0.24	0.15	
	D0.0					
ANB ORB MPS MRD MPP	—		0.20	0.16	0.10	
INV	When not executed		0.20	0.16	0.10	
	When executed					
MEP MEF	When not executed		0.30	0.24	0.15	
	When executed					
EGP	When not executed	(OFF→OFF) (ON→ON)	0.20	0.16	0.10	
	When executed	(OFF→ON) (ON→OFF)				
EGF	When not executed	(OFF→OFF) (ON→ON)	17	9.5	9.4	
	When executed	(OFF→ON) (ON→OFF)	18	14	14	
OUT	Y	When not changed	(OFF→OFF) (ON→ON)	0.20	0.16	0.10
		When changed	(OFF→ON) (ON→OFF)			
	D0.0	When not changed	(OFF→OFF) (ON→ON)	0.40	0.32	0.20
		When changed	(OFF→ON) (ON→OFF)			
	F	When OFF		24	20	19
		When ON	When displayed	260	210	200
Display completed			205	165	155	

A

Appendix 1.2 OPERATION PROCESSING TIME  
Appendix 1.2 Operation Processing Time of Basic Model QCPU

Instruction		Condition (Device)		Processing Time (μs)				
				Q00JCPU	Q00CPU	Q01CPU		
OUT	T	When not executed		1.1	0.88	0.55		
		When executed	After time up		1.1	0.88	0.55	
			When added	K	1.1	0.88	0.55	
				D	1.2	0.96	0.60	
	C	When not executed		1.1	0.88	0.55		
		When executed	After time up		1.1	0.88	0.55	
			When added	K	1.1	0.88	0.55	
				D	1.2	0.96	0.60	
OUTH	T	When not executed		1.1	0.88	0.55		
		When executed	After time up		1.1	0.88	0.55	
			When added	K	1.1	0.88	0.55	
				D	1.2	0.96	0.60	
			SET	Y	When not executed		0.20	0.16
		When executed			When not changed (ON→ON)		0.20	0.16
When changed (OFF→ON)					0.20	0.16	0.10	
D0.0	When not executed				0.40	0.32	0.20	
	When executed	When not changed (ON→ON)		0.40	0.32	0.20		
		When changed (OFF→ON)		0.40	0.32	0.20		
	F	When not executed		0.50	0.44	0.25		
When executed		When displayed		255	205	195		
	Display completed		195	160	150			
RST	Y	When not executed		0.20	0.16	0.10		
		When executed	When not changed (OFF→OFF)		0.20	0.16	0.10	
			When changed (ON→OFF)		0.20	0.16	0.10	
		D0.0	When not executed		0.40	0.32	0.20	
	When executed		When not changed (ON→ON)		0.40	0.32	0.20	
			When changed (OFF→ON)		0.40	0.32	0.20	
	SM	When not executed		0.20	0.16	0.10		
		When executed		0.20	0.16	0.10		
	F	When not executed		0.48	0.44	0.25		
		When executed	When displayed	75	69	65		
			Display completed		43	35	33	
	T, C	When not executed		0.80	0.64	0.40		
		When executed		1.0	0.80	0.50		
	D	When not executed		0.40	0.32	0.20		
		When executed		0.60	0.48	0.30		
	Z	When not executed		0.50	0.40	0.25		
		When executed		9.4	7.9	7.4		
	R	When not executed		—	0.32	0.20		
		When executed		—	0.48	0.30		
	PLS				12	9.5	9.2	
	PLF				11	9.5	8.9	
	FF	Y	When not executed		0.68	0.40	0.25	
			When executed		7.5	6.2	5.7	
	DELTA	DY0	When not executed		0.50	0.40	0.25	
When executed			26	21	21			
DELTAP	DY0	When not executed		0.48	0.40	0.25		
		When executed		58	45	43		

Instruction	Condition (Device)	Processing Time (μs)		
		Q00JCPU	Q00CPU	Q01CPU
SFT	When not executed	0.50	0.34	0.25
SFTP	When executed	12	8.7	8.3
MC	M0	0.40	0.32	0.20
	D0.0	3.3	2.9	2.8
MCR	—	0.20	0.16	0.10
FEND END	Error check performed	660	600	520
	No error check performed (• Battery check) (• Fuse blown check) (• I/O module verification)	660	600	520
NOP	—	0.20	0.16	0.10
NOPLF PAGE	—	0.20	0.16	0.10

## (2) Basic instructions

The processing time when the instruction is not executed is calculated as follows:

Q00JCPU ..... 0.20 × (No. of steps for each instruction + 1) μs

Q00CPU ..... 0.16 × (No. of steps for each instruction + 1) μs

Q01CPU ..... 0.10 × (No. of steps for each instruction + 1) μs

Instruction	Condition (Device)	Processing Time (μs)			
		Q00JCPU	Q00CPU	Q01CPU	
LD =	In conductive status	0.80	0.64	0.40	
	In non-conductive status	0.80	0.64	0.40	
AND =	When not executed	0.70	0.56	0.35	
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
OR =	When not executed	0.70	0.56	0.35	
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
LD <>	In conductive status	0.80	0.64	0.40	
	In non-conductive status	0.80	0.64	0.40	
AND <>	When not executed	0.70	0.56	0.35	
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
OR <>	When not executed	0.70	0.56	0.35	
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
LD >	In conductive status	0.80	0.64	0.40	
	In non-conductive status	0.80	0.64	0.40	
AND >	When not executed	0.70	0.56	0.35	
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
OR >	When not executed	0.70	0.56	0.35	
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
LD < =	In conductive status	0.80	0.64	0.40	
	In non-conductive status	0.80	0.64	0.40	
AND < =	When not executed	0.70	0.56	0.35	
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
OR < =	When not executed	0.70	0.56	0.35	
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
LD <	In conductive status	0.80	0.64	0.40	
	In non-conductive status	0.80	0.64	0.40	

Instruction	Condition (Device)		Processing Time (µs)		
			Q00JCPU	Q00CPU	Q01CPU
AND <	When not executed		0.70	0.56	0.35
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
OR <	When not executed		0.70	0.56	0.35
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
LD > =	In conductive status		0.80	0.64	0.40
	In non-conductive status		0.80	0.64	0.40
AND > =	When not executed		0.70	0.56	0.35
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
OR > =	When not executed		0.70	0.56	0.35
	When executed	In conductive status	0.80	0.64	0.40
		In non-conductive status	0.80	0.64	0.40
LDD =	In conductive status		1.0	0.80	0.50
	In non-conductive status		1.0	0.80	0.50
ANDD =	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
ORD =	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
LDD < >	In conductive status		1.0	0.80	0.50
	In non-conductive status		1.0	0.80	0.50
ANDD < >	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
ORD < >	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
LDD >	In conductive status		1.0	0.80	0.50
	In non-conductive status		1.0	0.80	0.50
ANDD >	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
ORD >	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
LDD < =	In conductive status		1.0	0.80	0.50
	In non-conductive status		1.0	0.80	0.50
ANDD < =	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
ORD < =	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
LDD <	In conductive status		1.0	0.80	0.50
	In non-conductive status		1.0	0.80	0.50
ANDD <	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
ORD <	When not executed		0.80	0.64	0.40
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
LDD > =	In conductive status		1.0	0.80	0.50
	In non-conductive status		1.0	0.80	0.50



Instruction	Condition (Device)	Processing Time ( $\mu$ s)			
		Q00JCPU	Q00CPU	Q01CPU	
ANDD > =	When not executed	0.80	0.64	0.40	
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
ORD > =	When not executed	0.80	0.64	0.40	
	When executed	In conductive status	1.0	0.80	0.50
		In non-conductive status	1.0	0.80	0.50
BKCMPI = S1 S2 D n	n = 1	130	105	97	
BKCMPI = P S1 S2 D n	n = 96	205	175	165	
BKCMPI <> S1 S2 D n	n = 1	130	105	98	
BKCMPI <> P S1 S2 D n	n = 96	210	180	165	
BKCMPI > S1 S2 D n	n = 1	130	105	97	
BKCMPI > P S1 S2 D n	n = 96	210	180	165	
BKCMPI >= S1 S2 D n	n = 1	130	105	98	
BKCMPI >= P S1 S2 D n	n = 96	205	175	165	
BKCMPI < S1 S2 D n	n = 1	130	105	98	
BKCMPI < P S1 S2 D n	n = 96	210	180	165	
BKCMPI <= S1 S2 D n	n = 1	130	105	97	
BKCMPI <= P S1 S2 D n	n = 96	205	175	165	
+ S D +P S D	When executed	1.0	0.80	0.50	
+ S1 S2 D +P S1 S2 D	When executed	1.2	0.96	0.60	
- S D - P S D	When executed	1.0	0.80	0.50	
- S1 S2 D - P S1 S2 D	When executed	1.2	0.96	0.60	
D+ S D D+P S D	When executed	1.3	1.04	0.65	
D+ S1 S2 D D+P S1 S2 D	When executed	1.5	1.2	0.75	
D- S D D- P S D	When executed	1.3	1.04	0.65	
D- S1 S2 D D- P S1 S2 D	When executed	1.5	1.2	0.75	
* S1 S2 D * P S1 S2 D	When executed	1.1	0.88	0.55	
/ S1 S2 D /P S1 S2 D	—	19	16	15	
D * S1 S2 D D * P S1 S2 D	—	41	34	31	
D/ S1 S2 D D/P S1 S2 D	—	28	23	21	
B+ S D B+P S D	—	34	28	26	
B+ S1 S2 D B+P S1 S2 D	—	47	39	37	

Instruction	Condition (Device)	Processing Time (μs)		
		Q00JCPU	Q00CPU	Q01CPU
B - (S) (D) B - P (S) (D)	—	34	28	26
B - (S1) (S2) (D) B - P (S1) (S2) (D)	—	48	40	38
DB+ (S) (D) DB+P (S) (D)	—	58	48	44
DB+ (S1) (S2) (D) DB+P (S1) (S2) (D)	—	60	49	46
DB - (S) (D) DB - P (S) (D)	—	59	48	45
DB - (S1) (S2) (D) DB - P (S1) (S2) (D)	—	60	51	45
B * (S1) (S2) (D) B * P (S1) (S2) (D)	—	42	35	33
B/ (S1) (S2) (D) B/P (S1) (S2) (D)	—	48	40	37
DB * (S1) (S2) (D) DB * P (S1) (S2) (D)	—	140	120	110
DB/ (S1) (S2) (D) DB/P (S1) (S2) (D)	—	83	69	65
BK + (S1) (S2) (D) n BK + P (S1) (S2) (D) n	n = 1	105	86	80
	n = 96	185	155	140
BK - (S1) (S2) (D) n BK - P (S1) (S2) (D) n	n = 1	105	86	80
	n = 96	185	155	140
INC INCP	—	0.70	0.56	0.35
DINC DINCP	—	0.90	0.72	0.45
DEC DECP	—	0.70	0.56	0.35
DDEC DDECP	—	0.90	0.72	0.45
BCD BCDP	—	20	16	15
DBCD DBC DP	—	26	21	20
BIN BINP	—	19	16	15
DBIN DBINP	—	22	18	17
DBL DBLP	—	19	16	15
WORD WORDP	—	23	19	17
GRY GRYP	—	19	16	15
DGRY DGRYP	—	23	19	17
GBIN GBINP	—	52	42	40

Instruction	Condition (Device)	Processing Time (μs)			
		Q00JCPU	Q00CPU	Q01CPU	
DGBIN DGBINP	—	110	88	84	
NEG NEGP	—	16	13	12	
DNEG DNEGP	—	19	17	15	
BKBCD (S) (D) n	n = 1	78	63	57	
BKBCDP (S) (D) n	n = 96	315	275	250	
BKBIN (S) (D) n	n = 1	74	61	57	
BKBINP (S) (D) n	n = 96	285	255	230	
MOV MOV P	(S) = D0, (D) = D1	0.70	0.56	0.35	
	(S) = D0, (D) = J1 \ W1	155	130	120	
DMOV DMOV P	(S) = D0, (D) = D1	0.90	0.72	0.45	
	(S) = D0, (D) = J1 \ W1	165	135	120	
\$MOV \$MOV P	0 characters	46	38	35	
	32 characters	98	80	73	
CML CMLP	—	0.70	0.56	0.35	
DCML DCMLP	—	0.90	0.72	0.45	
BMOV (S) (D) n	n = 1	27	21	20	
BMOV P (S) (D) n	n = 96	72	62	53	
FMOV (S) (D) n	n = 1	23	19	17	
FMOV P (S) (D) n	n = 96	48	41	36	
XCH XCHP	—	7.6	6.3	5.7	
DXCH DXCHP	—	9.5	8.0	7.1	
BXCH (D1) (D2) n	n = 1	62	51	48	
BXCHP (D1) (D2) n	n = 96	165	140	125	
SWAP SWAPP	—	17	14	13	
CJ	—	10	8.5	8.1	
SCJ	—	10	8.5	8.1	
JMP	—	11	8.5	8.1	
GOEND	—	3.3	2.9	2.8	
DI	—	13	12	11	
EI	—	14	11	11	
IMASK	—	41	34	35	
IRET	—	205	170	155	
RFS RFSP	X	n = 1	55	46	43
		n = 96	79	64	59
	Y	n = 1	54	45	41
		n = 96	73	61	56

(3) Application instructions

The processing time when the instruction is not executed is calculated as follows:

Q00JCPU .....  $0.20 \times (\text{No. of steps for each instruction} + 1) \mu\text{s}$

Q00CPU .....  $0.16 \times (\text{No. of steps for each instruction} + 1) \mu\text{s}$

Q01CPU .....  $0.10 \times (\text{No. of steps for each instruction} + 1) \mu\text{s}$

Instruction	Condition (Device)	Processing Time ( $\mu\text{s}$ )		
		Q00JCPU	Q00CPU	Q01CPU
WAND (S) (D) WANDP (S) (D)	When executed	1.0	0.80	0.50
WAND (S1) (S2) (D) WANDP (S1) (S2) (D)	When executed	1.2	0.96	0.60
DAND (S) (D) DANDP (S) (D)	When executed	1.3	1.04	0.65
DAND (S1) (S2) (D) DANDP (S1) (S2) (D)	When executed	1.5	1.2	0.75
BKAND (S1) (S2) (D) n BKANDP (S1) (S2) (D) n	n = 1	110	87	79
	n = 96	185	155	140
WOR (S) (D) WORP (S) (D)	When executed	1.0	0.80	0.50
WOR (S1) (S2) (D) WORP (S1) (S2) (D)	When executed	1.2	0.96	0.60
DOR (S) (D) DORP (S) (D)	When executed	1.3	1.04	0.65
DOR (S1) (S2) (D) DORP (S1) (S2) (D)	When executed	1.5	1.2	0.75
BKOR (S1) (S2) (D) n BKORP (S1) (S2) (D) n	n = 1	110	87	81
	n = 96	185	155	140
WXOR (S) (D) WXORP (S) (D)	When executed	1.0	0.80	0.50
WXOR (S1) (S2) (D) WXORP (S1) (S2) (D)	When executed	1.2	0.96	0.60
DXOR (S) (D) DXORP (S) (D)	When executed	1.3	1.04	0.65
DXOR (S1) (S2) (D) DXORP (S1) (S2) (D)	When executed	1.5	1.2	0.75
BKXOR (S1) (S2) (D) n BKXORP (S1) (S2) (D) n	n = 1	110	87	81
	n = 96	185	155	140
WXNR (S) (D) WXNRP (S) (D)	When executed	1.0	0.80	0.50
WXNR (S1) (S2) (D) WXNRP (S1) (S2) (D)	When executed	1.2	0.96	0.60
DXNR (S) (D) DXNRP (S) (D)	When executed	1.3	1.04	0.65
DXNR (S1) (S2) (D) DXNRP (S1) (S2) (D)	When executed	1.5	1.2	0.75
BKXNR (S1) (S2) (D) n BKXNRP (S1) (S2) (D) n	n = 1	110	87	82
	n = 96	185	155	140
ROR (D) n RORP (D) n	n = 1	13	11	9.7
	n = 15	13	11	9.7

Instruction	Condition (Device)		Processing Time (μs)		
			Q00JCPU	Q00CPU	Q01CPU
RCR $\text{\textcircled{D}}$ n	n = 1		15	12	12
RCRP $\text{\textcircled{D}}$ n	n = 15		15	13	12
ROL $\text{\textcircled{D}}$ n	n = 1		13	11	10
ROLP $\text{\textcircled{D}}$ n	n = 15		13	11	10
RCL $\text{\textcircled{D}}$ n	n = 1		15	13	12
RCLP $\text{\textcircled{D}}$ n	n = 15		16	13	12
DROR $\text{\textcircled{D}}$ n	n = 1		15	12	12
DRORP $\text{\textcircled{D}}$ n	n = 31		15	13	12
DRCR $\text{\textcircled{D}}$ n	n = 1		17	14	14
DRCRP $\text{\textcircled{D}}$ n	n = 31		18	16	15
DROL $\text{\textcircled{D}}$ n	n = 1		14	13	12
DROLP $\text{\textcircled{D}}$ n	n = 31		14	13	12
DRCL $\text{\textcircled{D}}$ n	n = 1		18	15	14
DRCLP $\text{\textcircled{D}}$ n	n = 31		20	17	16
SFR $\text{\textcircled{D}}$ n	n = 1		13	10	9.7
SFRP $\text{\textcircled{D}}$ n	n = 15		13	11	9.5
SFL $\text{\textcircled{D}}$ n	n = 1		12	10	9.5
SFLP $\text{\textcircled{D}}$ n	n = 15		12	9.8	9.5
BSFLR $\text{\textcircled{D}}$ n	n = 1		42	35	33
BSFLRP $\text{\textcircled{D}}$ n	n = 96		69	58	54
BSFL $\text{\textcircled{D}}$ n	n = 1		41	34	32
BSFLP $\text{\textcircled{D}}$ n	n = 96		63	53	50
DSFR $\text{\textcircled{D}}$ n	n = 1		19	16	15
DSFRP $\text{\textcircled{D}}$ n	n = 96		71	61	53
DSFL $\text{\textcircled{D}}$ n	n = 1		19	16	15
DSFLP $\text{\textcircled{D}}$ n	n = 96		70	60	52
BSET $\text{\textcircled{D}}$ n	n = 1		27	22	20
BSETP $\text{\textcircled{D}}$ n	n = 15		27	22	20
BRST $\text{\textcircled{D}}$ n	n = 1		27	22	21
BRSTP $\text{\textcircled{D}}$ n	n = 15		27	22	21
TEST $\text{\textcircled{S}}$ $\text{\textcircled{S}}$ $\text{\textcircled{D}}$	—		35	30	27
TESTP $\text{\textcircled{S}}$ $\text{\textcircled{S}}$ $\text{\textcircled{D}}$	—		35	30	27
DTEST $\text{\textcircled{S}}$ $\text{\textcircled{S}}$ $\text{\textcircled{D}}$	—		37	31	28
DTESTP $\text{\textcircled{S}}$ $\text{\textcircled{S}}$ $\text{\textcircled{D}}$	—		37	31	28
BKRST $\text{\textcircled{D}}$ n	n = 1		49	41	38
BKRSTP $\text{\textcircled{D}}$ n	n = 96		64	54	50
SER $\text{\textcircled{S}}$ $\text{\textcircled{S}}$ $\text{\textcircled{D}}$ n	n = 1	All match	56	54	42
		None match	56	54	42
SERP $\text{\textcircled{S}}$ $\text{\textcircled{S}}$ $\text{\textcircled{D}}$ n	n = 96	All match	280	240	220
		None match	280	240	220
DSER $\text{\textcircled{S}}$ $\text{\textcircled{S}}$ $\text{\textcircled{D}}$ n	n = 1	All match	71	67	53
		None match	71	67	54
DSERP $\text{\textcircled{S}}$ $\text{\textcircled{S}}$ $\text{\textcircled{D}}$ n	n = 96	All match	495	415	375
		None match	500	415	375
SUM	$\text{\textcircled{S}} = 0$		32	26	25
SUMP	$\text{\textcircled{S}} = \text{FFFF}_H$		27	22	21

Instruction	Condition (Device)	Processing Time (µs)			
		Q00JCPU	Q00CPU	Q01CPU	
DSUM	Ⓢ = 0	54	44	42	
DSUMP	Ⓢ = FFFFFFFFH	54	44	42	
DECO Ⓢ Ⓣ n	n = 2	60	50	46	
DECOP Ⓢ Ⓣ n	n = 8	80	65	61	
ENCO Ⓢ Ⓣ n ENCOP Ⓢ Ⓣ n	n = 2	M1 = ON	66	55	51
		M4 = ON	66	54	51
	n = 8	M1 = ON	90	76	71
		M256 = ON	76	74	71
SEG SEGP	—	8.0	6.8	6.1	
DIS Ⓢ Ⓣ n	n = 1	47	39	36	
DISP Ⓢ Ⓣ n	n = 4	53	43	40	
UNI Ⓢ Ⓣ n	n = 1	54	44	41	
UNIP Ⓢ Ⓣ n	n = 4	60	49	46	
NDIS Ⓢ1 Ⓣ Ⓢ2	—	92	76	38	
NDISP Ⓢ1 Ⓣ Ⓢ2	—	92	76	38	
NUNI Ⓢ1 Ⓣ Ⓢ2	—	47	39	36	
NUNIP Ⓢ1 Ⓣ Ⓢ2	—	47	39	36	
WTOB Ⓢ Ⓣ n	n = 1	56	46	42	
WTOBP Ⓢ Ⓣ n	n = 96	190	155	145	
BTOW Ⓢ Ⓣ n	n = 1	56	46	42	
BTOWP Ⓢ Ⓣ n	n = 96	190	155	145	
MAX Ⓢ Ⓣ n	n = 1	48	40	36	
MAXP Ⓢ Ⓣ n	n = 96	300	240	235	
MIN Ⓢ Ⓣ n	n = 1	48	40	36	
MINP Ⓢ Ⓣ n	n = 96	300	240	235	
DMAX Ⓢ Ⓣ n	n = 1	52	43	39	
DMAXP Ⓢ Ⓣ n	n = 96	600	490	460	
DMIN Ⓢ Ⓣ n	n = 1	52	43	39	
DMINP Ⓢ Ⓣ n	n = 96	585	475	445	
SORT Ⓢ1 n Ⓢ2 Ⓣ1 Ⓣ2	n = 1, Ⓢ2 = 1	66	55	50	
	n = 96, Ⓢ2 = 16	329	270	252	
DSORT Ⓢ1 n Ⓢ2 Ⓣ1 Ⓣ2	n = 1, Ⓢ2 = 1	98	57	52	
	n = 96, Ⓢ2 = 16	386	317	294	
WSUM Ⓢ Ⓣ n	n = 1	52	43	40	
WSUMP Ⓢ Ⓣ n	n = 96	175	140	135	
DWSUM Ⓢ Ⓣ n	n = 1	61	51	46	
DWSUMP Ⓢ Ⓣ n	n = 96	515	420	395	
FOR n	n = 0	11	8.9	8.1	
NEXT	—	8.8	7.3	6.8	
BREAK BREAKP	—	37	30	28	
CALL Pn CALLP Pn	—	17	14	13	
CALL Pn Ⓢ1 to Ⓢ5 CALLP Pn Ⓢ1 to Ⓢ5	—	245	200	190	
RET	Return to original program	16	13	12	

Instruction	Condition (Device)	Processing Time (μs)		
		Q00JCPU	Q00CPU	Q01CPU
FCALL Pn FCALLP Pn	—	29	24	22
FCALL Pn $\text{\textcircled{S}}$ 1) to $\text{\textcircled{S}}$ 5) FCALLP Pn $\text{\textcircled{S}}$ 1) to $\text{\textcircled{S}}$ 5)	—	250	205	190
COM	—	110	77	72
IX	—	65	54	51
IXEND	—	30	26	25
IXDEV + IXSET	Number of contacts 1	145	120	110
	Number of contacts 14	770	630	585
FIFW	Number of data points 0	36	32	28
FIFWP	Number of data points 96	36	32	28
FIFR	Number of data points 1	45	41	36
FIFRP	Number of data points 96	93	82	70
FPOP	Number of data points 1	40	37	32
FPOPP	Number of data points 96	40	37	32
FINS	Number of data points 0	53	44	38
FINSP	Number of data points 96	100	89	76
FDEL	Number of data points 1	60	50	43
FDELP	Number of data points 96	110	95	82
FROM n1 n2 $\text{\textcircled{D}}$ n3	n3 = 1	125	105	93
FROMP n1 n2 $\text{\textcircled{D}}$ n3 *1	n3 = 1000	740	695	685
DFRO n1 n2 $\text{\textcircled{D}}$ n3	n3 = 1	130	110	100
DFROP n1 n2 $\text{\textcircled{D}}$ n3 *1	n3 = 500	745	695	675
TO n1 n2 $\text{\textcircled{S}}$ n3	n3 = 1	120	105	92
TOP n1 n2 $\text{\textcircled{S}}$ n3 *1	n3 = 1000	735	680	645
DTO n1 n2 $\text{\textcircled{S}}$ n3	n3 = 1	130	110	99
DTOP n1 n2 $\text{\textcircled{S}}$ n3 *1	n3 = 500	740	680	640
LIMIT	—	34	28	26
LIMITP	—	41	34	30
BAND	—	33	28	25
BANDP	—	40	34	30
ZONE	—	31	25	24
DZONE	—	37	29	28
RSET	—	—	18	16
RSETP	—	30	25	23
DATERD	—	69	57	54
DATERDP	—	47	39	36
DATEWR	—	50	42	38
DATEWRP	—	47	40	36
DATE+	No digit increase	47	39	36
DATE+P	Digit increase	50	42	38
DATE -	No digit increase	47	40	36
DATE - P	Digit increase	50	42	38
SECOND	—	28	24	22
SECONDP	—	28	24	22

\*1: The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules. (The CPU also differs in processing time according to the extension base type.)

Instruction	Condition (Device)	Processing Time (μs)		
		Q00JCPU	Q00CPU	Q01CPU
HOUR HOURP	—	38	32	29
WDT WDTP	—	18	15	14
DUTY	—	41	36	32
ZRRDB ZRRDBP	—	—	24	22
ZRWRB ZRWRBP	—	—	27	24
ADRSET ADRSETP	—	23	19	18
ZPUSH ZPUSHP	—	38	33	30
ZPOP ZPOPP	—	37	31	29
ZCOM	—	105	82	80

(4) Processing time for QCPU instructions (QCPU instructions only)

Instruction	Condition (Device)	Processing Time (μs)		
		Q00JCPU	Q00CPU	Q01CPU
UNIRD	n = 1	96	80	74
UNIRDP	n = 16	440	370	340

(5) Instructions executable by the product with the first 5 digits of the serial No. "04122" or higher

Instruction	Condition (Device)		Processing Time (μs)			
			Q00JCPU	Q00CPU	Q01CPU	
LDE =	Single precision	In conductive status		43.0	35.5	33.0
		In non-conductive status		46.0	38.0	35.5
ANDE =	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	35.5	29.5	26.5
			In non-conductive status	42.0	35.0	32.5
ORE =	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	42.0	35.0	32.5
			In non-conductive status	37.0	31.0	28.5
LDE < >	Single precision	In conductive status		46.0	38.0	35.5
		In non-conductive status		43.5	36.0	33.0
ANDE < >	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	38.5	31.5	29.0
			In non-conductive status	39.5	33.0	30.5
ORE < >	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	45.0	37.5	35.0
			In non-conductive status	34.5	29.0	26.5
LDE >	Single precision	In conductive status		46.0	37.5	35.5
		In non-conductive status		46.0	38.5	35.0
ANDE >	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	38.5	32.0	29.0
			In non-conductive status	42.0	35.0	32.5
ORE >	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	45.0	37.5	34.5
			In non-conductive status	37.0	31.0	29.0
LDE < =	Single precision	In conductive status		45.5	37.5	35.0
		In non-conductive status		46.5	38.5	35.5
ANDE < =	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	38.5	31.5	29.0
			In non-conductive status	42.5	35.5	32.5



Instruction	Condition (Device)		Processing Time ( $\mu$ s)			
			Q00JCPU	Q00CPU	Q01CPU	
ORE < =	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	45.0	37.5	34.5
			In non-conductive status	37.5	31.5	28.5
LDE <	Single precision	In conductive status		45.5	37.5	35.0
		In non-conductive status		46.5	38.5	35.5
ANDE <	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	38.0	31.5	29.0
			In non-conductive status	42.5	35.5	32.5
ORE <	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	45.0	37.5	34.5
			In non-conductive status	37.5	31.5	29.0
LDE > =	Single precision	In conductive status		45.5	38.0	35.5
		In non-conductive status		46.5	38.0	35.0
ANDE > =	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	38.5	32.0	29.0
			In non-conductive status	42.5	35.5	32.5
ORE > =	Single precision	When not executed		1.5	1.2	1.0
		When executed	In conductive status	45.0	38.5	34.5
			In non-conductive status	37.5	31.0	28.5
E+ $\textcircled{S}$ $\textcircled{D}$ E+P $\textcircled{S}$ $\textcircled{D}$	Single precision	$\textcircled{S} = 0, \textcircled{D} = 0$		29.5	25.0	23.0
		$\textcircled{S} = 2^{127}, \textcircled{D} = 2^{127}$		65.5	60.5	49.5
E+ $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ E+P $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	Single precision	$\textcircled{S1} = 0, \textcircled{S2} = 0$		31.0	27.0	24.0
		$\textcircled{S1} = 2^{127}, \textcircled{S2} = 2^{127}$		66.5	56.0	51.0
E - $\textcircled{S}$ $\textcircled{D}$ E -P $\textcircled{S}$ $\textcircled{D}$	Single precision	$\textcircled{S} = 0, \textcircled{D} = 0$		29.5	25.0	23.0
		$\textcircled{S} = 2^{127}, \textcircled{D} = 2^{127}$		48.5	41.0	37.5
E - $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ E -P $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	Single precision	$\textcircled{S1} = 0, \textcircled{S2} = 0$		31.0	27.0	24.0
		$\textcircled{S1} = 2^{127}, \textcircled{S2} = 2^{127}$		50.5	42.5	38.5
E* $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ E*P $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	Single precision	$\textcircled{S1} = 0, \textcircled{S2} = 0$		30.0	25.5	23.0
		$\textcircled{S1} = 2^{127}, \textcircled{S2} = 2^{127}$		65.5	55.0	49.5
E/ $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ E/P $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	Single precision	$\textcircled{S1} = 0, \textcircled{S2} = 1$		30.0	26.0	23.0
		$\textcircled{S1} = 2^{127}, \textcircled{S2} = -2^{126}$		69.5	57.5	53.0
INT INTP	Single precision	$\textcircled{S} = 0$		21.5	18.5	16.0
		$\textcircled{S} = 32766.5$		38.0	32.0	29.5
DINT DINTP	Single precision	$\textcircled{S} = 0$		23.0	19.5	17.5
		$\textcircled{S} = 1234567890.3$		42.0	35.5	32.0
FLT FLTP	Single precision	$\textcircled{S} = 0$		22.5	19.5	17.0
		$\textcircled{S} = 7FFF_H$		26.5	23.0	20.0
DFLT DFLTP	Single precision	$\textcircled{S} = 0$		23.0	20.0	17.5
		$\textcircled{S} = 7FFFFFFF_H$		26.0	23.5	19.5
ENEG ENEGP	Single precision	$\textcircled{S} = 0$		20.5	17.0	15.5
		$\textcircled{S} = E - 1.0$		31.5	26.0	24.0
EMOV EMOVP	—		1.5	1.2	1.0	
ESTR ESTRP	—		604.0	686.0	831.0	
EVAL EVALP	Decimal point format all 2-digit specification		138.0	148.0	196.0	
	Exponent format all 6-digit specification		164.0	177.0	214.0	

Instruction	Condition (Device)		Processing Time (µs)		
			Q00JCPU	Q00CPU	Q01CPU
SIN SINP	Single precision		204.0	173.0	157.0
COS COSP	Single precision		187.0	158.0	144.0
TAN TANP	Single precision		224.0	190.0	173.0
RAD RADP	Single precision		51.0	43.0	39.0
DEG DEGP	Single precision		51.0	43.0	39.0
SQR SQRP	Single precision		60.0	51.0	46.5
EXP EXPP	Single precision	Ⓢ = - 10	306.0	259.0	235.0
		Ⓢ = 1	306.0	259.0	235.0
LOG LOGP	Single precision	Ⓢ = 1	73.0	61.5	56.0
		Ⓢ = 10	301.0	255.0	232.0
RND RNDP	—		12.5	11.0	10.0
SRND SRNDP	—		13.5	12.0	11.0

Instruction Name	Condition/Number of Points Processed		Processing Time (μs)		
			Q00JCPU	Q00CPU	Q01CPU
COM *2	With auto refresh of CPU shared memory	Refresh range: 2k words (0.5k words assigned equally to all CPUs)	—	920	880
	Without auto refresh of CPU shared memory	—	—	150	135
FROM	Read from CPU shared memory of host CPU	n3 = 1	—	100	90
		n3 = 320	—	440	420
	Read from CPU shared memory of another CPU	n3 = 1	—	110	105
		n3 = 320	—	305	290
TO	Write to CPU shared memory of host CPU	n3 = 1	—	100	95
		n3 = 320	—	440	425
S.TO	Write to CPU shared memory of host CPU	n4 = 1	—	205	195
		n4 = 320	—	545	525

\*2: If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.

For a system having only the main base unit

(Instruction processing time increase) =  $4 \times 0.54 \times (\text{number of points processed}) \times (\text{number of other CPUs})$  (μs)

For a system including extension base units

(Instruction processing time increase) =  $4 \times 1.30 \times (\text{number of points processed}) \times (\text{number of other CPUs})$  (μs)

(6) Table of the time to be added when file register, module access device or link direct device is used

Instruction Name	Data	Device Specification Location	Processing Time (μs)		
			Q00JCPU	Q00CPU	Q01CPU
File register (ZR)	Bit	Source	—	34	32
		Destination	—	23	22
	Word	Source	—	13	12
		Destination	—	9	8
	Double word	Source	—	14	13
		Destination	—	10	9
Module access device (U <sub>n</sub> G□, U3E <sub>n</sub> G0 to G511)	Bit	Source	99	82	77
		Destination	167	137	129
	Word	Source	74	61	58
		Destination	72	60	56
	Double word	Source	76	63	59
		Destination	92	75	71
Link direct device (J <sub>n</sub> □)	Bit	Source	178	147	137
		Destination	303	248	233
	Word	Source	154	126	118
		Destination	153	125	117
	Double word	Source	155	127	119
		Destination	163	133	125

# Appendix 1.3 Operation Processing Time of High Performance Model QCPU/Process CPU/Redundant CPU

The processing time for the individual instructions are shown in the table on the following pages.

Operation processing time can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing times rather than as being strictly accurate.



When using a file register (ZR), module access device (Un\G□, U3En\G0 to G4095), and link direct device (Jn□), add the processing time shown in Page 744, Appendix 1.3(5) to that of the instruction.

## (1) Sequence instructions

Instruction	Condition (Device)		Processing Time (μs)					
			Qn	QnH	QnPH	QnPRH		
LD LDI AND ANI OR ORI	—		0.079	0.034	0.034	0.034		
LDP LDF ANDP ANDF ORP ORF	—		0.158	0.068	0.068	0.068		
ANB ORB MPS MRD MPP	—		0.079	0.034	0.034	0.034		
INV	When not executed		0.079	0.034	0.034	0.034		
	When executed							
MEP MEF	When not executed		0.173	0.073	0.073	0.073		
	When executed							
EGP EGF	When not executed (OFF→OFF) (ON→ON)		0.158	0.068	0.068	0.068		
	When executed (OFF→ON) (ON→OFF)							
OUT	When not changed (OFF→OFF) (ON→ON)		0.158	0.068	0.068	0.068		
	When changed (OFF→ON) (ON→OFF)		0.158	0.068	0.068	0.068		
	F	When OFF		2.8	1.2	1.2	1.2	
		When ON	When displayed	162	69.7	69.7	69.7	
			Display completed	126	54	54	54	
	T	When not executed		0.63	0.27	0.27	0.27	
		When executed	After time up	0.63	0.27	0.27	0.27	
			When added	K	0.63	0.27	0.27	0.27
				D	0.63	0.27	0.27	0.27
	C	When not executed		0.63	0.27	0.27	0.27	
		When executed	After time up	0.63	0.27	0.27	0.27	
			When added	K	0.63	0.27	0.27	0.27
D				0.63	0.27	0.27	0.27	

Instruction	Condition (Device)		Processing Time (μs)					
			Qn	QnH	QnPH	QnPRH		
OUTH	T	When not executed		0.63	0.27	0.27	0.27	
		When executed	After time up		0.63	0.27	0.27	0.27
			When added	K	0.63	0.27	0.27	0.27
				D	0.63	0.27	0.27	0.27
SET	When not executed		0.158	0.068	0.068	0.068		
	When executed	When not changed (ON→ON)		0.158	0.068	0.068	0.068	
		When changed (OFF→ON)		0.158	0.068	0.068	0.068	
	F	When not executed		0.47	0.20	0.20	0.20	
		When executed	When displayed		161	69	69	69
			Display completed		0.47	0.20	0.20	0.20
RST	When not executed		0.158	0.068	0.068	0.068		
	When executed	When not changed (OFF→OFF)		0.158	0.068	0.068	0.068	
		When changed (ON→OFF)		0.158	0.068	0.068	0.068	
	SM	When not executed		0.158	0.068	0.068	0.068	
		When executed		0.158	0.068	0.068	0.068	
	F	When not executed		0.47	0.20	0.20	0.20	
		When executed	When displayed		90	38	38	38
			Display completed		0.47	0.20	0.20	0.20
	T, C	When not executed		0.63	0.27	0.27	0.27	
		When executed		0.63	0.27	0.27	0.27	
	D	When not executed		0.24	0.10	0.10	0.10	
		When executed		0.24	0.10	0.10	0.10	
	Z	When not executed		0.47	0.20	0.20	0.20	
		When executed		4.3	1.9	1.9	1.9	
	R	When not executed		0.40	0.17	0.17	0.17	
		When executed		0.40	0.17	0.17	0.17	
PLS PLF	—		1.0	0.44	0.44	0.44		
FF	Y	When not executed		0.47	0.20	0.20	0.20	
		When executed		0.47	0.20	0.20	0.20	
DELTA DELTAP	DY0	When not executed		0.47	0.20	0.20	0.20	
		When executed		5.9	2.6	2.6	2.6	
SFT SFTP	When not executed		0.47	0.20	0.20	0.20		
	When executed		1.66	0.71	0.71	0.71		
MC	—		0.24	0.10	0.10	0.10		
MCR	—		0.079	0.034	0.034	0.034		
FEND END	Error check performed		380	150	150	500		
	No error check performed (• Battery check) (• Fuse blown check) (• I/O module verification)		380	150	150	500		
NOP	—		0.079	0.034	0.034	0.034		
NOPLF PAGE	—		0.079	0.034	0.034	0.034		

(2) Basic instructions

The processing time when the instruction is not executed is calculated as follows:

Q02CPU ..... 0.079 × (No. of steps for each instruction + 1) μs

Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU, Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU, Q12PRHCPU, Q25PRHCPU ..... 0.034 × (No. of steps for each instruction + 1) μs

Instruction	Condition (Device)		Processing Time (μs)			
			Qn	QnH	QnPH	QnPRH
LD =	In conductive status		0.24	0.10	0.10	0.10
	In non-conductive status		0.24	0.10	0.10	0.10
AND =	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
OR =	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
LD < >	In conductive status		0.24	0.10	0.10	0.10
	In non-conductive status		0.24	0.10	0.10	0.10
AND < >	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
OR < >	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
LD >	In conductive status		0.24	0.10	0.10	0.10
	In non-conductive status		0.24	0.10	0.10	0.10
AND >	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
OR >	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
LD < =	In conductive status		0.24	0.10	0.10	0.10
	In non-conductive status		0.24	0.10	0.10	0.10
AND < =	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
OR < =	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
LD <	In conductive status		0.24	0.10	0.10	0.10
	In non-conductive status		0.24	0.10	0.10	0.10
AND <	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
OR <	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
LD > =	In conductive status		0.24	0.10	0.10	0.10
	In non-conductive status		0.24	0.10	0.10	0.10
AND > =	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10
OR > =	When not executed		0.24	0.10	0.10	0.10
	When executed	In conductive status	0.24	0.10	0.10	0.10
		In non-conductive status	0.24	0.10	0.10	0.10

Instruction	Condition (Device)	Processing Time ( $\mu$ s)				
		Qn	QnH	QnPH	QnPRH	
LDD =	In conductive status	0.55	0.24	0.24	0.24	
	In non-conductive status	0.39	0.17	0.17	0.17	
ANDD =	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.39	0.17	0.17	0.17
ORD =	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
LDD < >	In conductive status	0.55	0.24	0.24	0.24	
	In non-conductive status	0.55	0.24	0.24	0.24	
ANDD < >	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
ORD < >	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
LDD >	In conductive status	0.55	0.24	0.24	0.24	
	In non-conductive status	0.55	0.24	0.24	0.24	
ANDD >	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
ORD >	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
LDD < =	In conductive status	0.55	0.24	0.24	0.24	
	In non-conductive status	0.55	0.24	0.24	0.24	
ANDD < =	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
ORD < =	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
LDD <	In conductive status	0.55	0.24	0.24	0.24	
	In non-conductive status	0.55	0.24	0.24	0.24	
ANDD <	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
ORD <	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
LDD > =	In conductive status	0.55	0.24	0.24	0.24	
	In non-conductive status	0.55	0.24	0.24	0.24	
ANDD > =	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24
ORD > =	When not executed	0.39	0.17	0.17	0.17	
	When executed	In conductive status	0.55	0.24	0.24	0.24
		In non-conductive status	0.55	0.24	0.24	0.24

Instruction	Condition (Device)		Processing Time (μs)					
			Qn	QnH	QnPH	QnPRH		
LDE = *1	Single precision	In conductive status		93	40	6.4	6.4	
				14.9	6.4			
		In non-conductive status		92	40	6.4	6.4	
				14.9	6.4			
	Double precision	In conductive status		93	40	—	—	
				14.9	6.4	—	—	
		In non-conductive status		92	40	—	—	
				14.9	6.4	—	—	
ANDE = *1	Single precision	When not executed		0.55	0.24	0.24	0.24	
		When executed	In conductive status		93	40	6.4	6.4
					14.9	6.4		
			In non-conductive status		92	40	6.4	6.4
					14.9	6.4		
		Double precision	When not executed		—	—	—	—
	When executed		In conductive status		93	40	—	—
					14.9	6.4	—	—
			In non-conductive status		92	40	—	—
					14.9	6.4	—	—
	ORE = *1		Single precision	When not executed		0.55	0.24	0.24
		When executed		In conductive status		93	40	6.4
14.9						6.4		
In non-conductive status				92	40	6.4	6.4	
				14.9	6.4			
Double precision		When not executed		0.55	0.24	—	—	
		When executed	In conductive status		93	40	—	—
					14.9	6.4	—	—
			In non-conductive status		92	40	—	—
					14.9	6.4	—	—
		LDE<> *1	Single precision	In conductive status		92	40	6.4
14.9						6.4		
In non-conductive status				92	40	6.4	6.4	
				14.9	6.4			
Double precision	In conductive status		92	40	—	—		
			14.9	6.4	—	—		
	In non-conductive status		92	40	—	—		
			14.9	6.4	—	—		
ANDE<> *1	Single precision	When not executed		0.55	0.24	0.24	0.24	
		When executed	In conductive status		92	40	6.4	6.4
					14.9	6.4		
			In non-conductive status		93	40	6.4	6.4
					14.9	6.4		
		Double precision	When not executed		0.55	0.24	—	—
	When executed		In conductive status		92	40	—	—
					14.9	6.4	—	—
			In non-conductive status		92	40	—	—
					14.9	6.4	—	—

\*1: The Qn/QnH changes in processing time depending on the serial No. of the CPU module.

Top : The first 5 digits of the serial No. are "05031" or lower

Bottom : The first 5 digits of the serial No. are "05032" or higher

For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.



Instruction	Condition (Device)		Processing Time (μs)						
			Qn	QnH	QnPH	QnPRH			
ORE<> *1	Single precision	When not executed		0.55	0.24	0.24	0.24		
		When executed	In conductive status	93	40	6.4	6.4		
			In non-conductive status	14.9	6.4				
		Double precision	When not executed			0.55	0.24	—	—
	When executed			In conductive status	93	40	—	—	
			In non-conductive status	14.9	6.4	—	—		
	LDE> *1			Single precision	When not executed		92	40	6.4
		In conductive status	14.9		6.4	6.4	6.4		
In non-conductive status			92		40			—	—
		Double precision	In conductive status		14.9	6.4	—	—	
In non-conductive status				92	40	—	—		
			ANDE> *1	Single precision	When not executed		0.55	0.24	0.24
When executed					In conductive status	92	40	6.4	6.4
		In non-conductive status			14.9	6.4			
Double precision	When not executed				0.55	0.24	—	—	
		When executed		In conductive status	92	40	—	—	
	In non-conductive status			14.9	6.4	—	—		
		ORE> *1		Single precision	When not executed		0.55	0.24	0.24
When executed	In conductive status				93	40	6.4	6.4	
	In non-conductive status		14.9		6.4				
Double precision	When not executed				0.55	0.24	—	—	
			When executed	In conductive status	93	40	—	—	
	In non-conductive status			14.9	6.4	—	—		
			LDE<= *1	Single precision	In conductive status		93	40	6.4
In non-conductive status					14.9	6.4			
Double precision	In conductive status				92	40	6.4	6.4	
	In non-conductive status				14.9	6.4			

\*1: The Qn/QnH changes in processing time depending on the serial No. of the CPU module.  
 Top : The first 5 digits of the serial No. are "05031" or lower  
 Bottom : The first 5 digits of the serial No. are "05032" or higher  
 For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

Instruction	Condition (Device)		Processing Time (μs)					
			Qn	QnH	QnPH	QnPRH		
ANDE<= *1	Single precision	When not executed		0.55	0.24	0.24	0.24	
		When executed	In conductive status	92	40	6.4	6.4	
			In non-conductive status	14.9	6.4			
		Double precision	When not executed	When not executed		0.55	0.24	—
	When executed			In conductive status	92	40	—	—
			In non-conductive status	14.9	6.4	—	—	
	In non-conductive status			92	40	—	—	
		In non-conductive status	14.9	6.4	—	—		
ORE<= *1	Single precision		When not executed		0.55	0.24	0.24	0.24
		When executed	In conductive status	92	40	6.4	6.4	
			In non-conductive status	14.9	6.4			
		Double precision	When not executed	When not executed		0.55	0.24	—
	When executed			In conductive status	92	40	—	—
			In non-conductive status	14.9	6.4	—	—	
	In non-conductive status			92	40	—	—	
		In non-conductive status	14.9	6.4	—	—		
LDE< *1	Single precision		In conductive status		92	40	6.4	6.4
		In non-conductive status		14.9	6.4			
		Double precision	In conductive status		92	40	—	—
	In non-conductive status		14.9	6.4	—	—		
	In non-conductive status		92	40	—	—		
	ANDE< *1	Single precision	When not executed		0.55	0.24	0.24	0.24
When executed			In conductive status	92	40	6.4	6.4	
			In non-conductive status	14.9	6.4			
Double precision			When not executed	When not executed		0.55	0.24	—
		When executed		In conductive status	92	40	—	—
			In non-conductive status	14.9	6.4	—	—	
		In non-conductive status		92	40	—	—	
In non-conductive status			14.9	6.4	—	—		
	ORE< *1	Single precision	When not executed		0.55	0.24	0.24	0.24
When executed			In conductive status	93	40	6.4	6.4	
			In non-conductive status	14.9	6.4			
Double precision			When not executed	When not executed		0.55	0.24	—
		When executed		In conductive status	93	40	—	—
			In non-conductive status	14.9	6.4	—	—	
		In non-conductive status		92	40	—	—	
In non-conductive status			14.9	6.4	—	—		

\*1: The Qn/QnH changes in processing time depending on the serial No. of the CPU module.

Top : The first 5 digits of the serial No. are "05031" or lower

Bottom : The first 5 digits of the serial No. are "05032" or higher

For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

Instruction	Condition (Device)		Processing Time (μs)				
			Qn	QnH	QnPH	QnPRH	
LDE>= *1	Single precision	In conductive status		93	40	6.4	6.4
				14.9	6.4		
	Single precision	In non-conductive status		92	40	6.4	6.4
				14.9	6.4		
	Double precision	In conductive status		93	40	—	—
				14.9	6.4	—	—
Double precision	In non-conductive status		92	40	—	—	
			14.9	6.4	—	—	
ANDE>= *1	Single precision	When not executed		0.55	0.24	0.24	0.24
		When executed	In conductive status	92	40	6.4	6.4
				14.9	6.4		
		When executed	In non-conductive status	92	40	6.4	6.4
	14.9			6.4			
	Double precision	When not executed		0.55	0.24	—	—
		When executed	In conductive status	92	40	—	—
				14.9	6.4	—	—
		When executed	In non-conductive status	92	40	—	—
	14.9			6.4	—	—	
ORE>= *1	Single precision	When not executed		0.55	0.24	0.24	0.24
		When executed	In conductive status	92	40	6.4	6.4
				14.9	6.4		
		When executed	In non-conductive status	92	40	6.4	6.4
	14.9			6.4			
	Double precision	When not executed		0.55	0.24	—	—
		When executed	In conductive status	92	40	—	—
				14.9	6.4	—	—
		When executed	In non-conductive status	92	40	—	—
	14.9			6.4	—	—	
LD\$ =	In conductive status		38	16	16	16	
	In non-conductive status		34	15	15	15	
AND\$ =	When not executed		0.56	0.23	0.23	0.23	
	When executed	In conductive status	39	17	17	17	
		In non-conductive status	32	14	14	14	
OR\$ =	When not executed		0.56	0.24	0.24	0.24	
	When executed	In conductive status	40	17	17	17	
		In non-conductive status	33	14	14	14	
LD\$ < >	In conductive status		32	14	14	14	
	In non-conductive status		40	17	17	17	
AND\$ < >	When not executed		0.56	0.23	0.23	0.23	
	When executed	In conductive status	33	14	14	14	
		In non-conductive status	39	17	17	17	
OR\$ < >	When not executed		0.56	0.24	0.24	0.24	
	When executed	In conductive status	32	14	14	14	
		In non-conductive status	39	17	17	17	
LD\$ >	In conductive status		32	14	14	14	
	In non-conductive status		40	17	17	17	

\*1: The Qn/QnH changes in processing time depending on the serial No. of the CPU module.  
 Top : The first 5 digits of the serial No. are "05031" or lower  
 Bottom : The first 5 digits of the serial No. are "05032" or higher  
 For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

Instruction	Condition (Device)		Processing Time (µs)			
			Qn	QnH	QnPH	QnPRH
AND\$ >	When not executed		0.56	0.23	0.23	0.23
	When executed	In conductive status	33	14	14	14
		In non-conductive status	39	17	17	17
OR\$ >	When not executed		0.56	0.24	0.24	0.24
	When executed	In conductive status	32	14	14	14
		In non-conductive status	39	17	17	17
LD\$ < =	In conductive status		40	17	17	17
	In non-conductive status		32	14	14	14
AND\$ < =	When not executed		0.56	0.23	0.23	0.23
	When executed	In conductive status	39	17	17	17
		In non-conductive status	32	14	14	14
OR\$ < =	When not executed		0.56	0.24	0.24	0.24
	When executed	In conductive status	40	17	17	17
		In non-conductive status	33	14	14	14
LD\$ <	In conductive status		32	14	14	14
	In non-conductive status		40	17	17	17
AND\$ <	When not executed		0.56	0.23	0.23	0.23
	When executed	In conductive status	32	14	14	14
		In non-conductive status	39	16	16	16
OR\$ <	When not executed		0.56	0.24	0.24	0.24
	When executed	In conductive status	32	14	14	14
		In non-conductive status	39	16	16	16
LD\$ > =	In conductive status		40	17	17	17
	In non-conductive status		32	14	14	14
AND\$ > =	When not executed		0.56	0.23	0.23	0.23
	When executed	In conductive status	39	16	16	16
		In non-conductive status	32	14	14	14
OR\$ > =	When not executed		0.56	0.24	0.24	0.24
	When executed	In conductive status	39	17	17	17
		In non-conductive status	32	14	14	14
BKCMP = $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 1		48	21	21	21
BKCMP = P $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 96		142	61	61	61
BKCMP <> $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 1		48	21	21	21
BKCMP <>P $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 96		150	65	65	65
BKCMP > $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 1		48	21	21	21
BKCMP >P $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 96		142	61	61	61
BKCMP >= $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 1		48	21	21	21
BKCMP >=P $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 96		150	65	65	65
BKCMP < $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 1		48	21	21	21
BKCMP <P $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 96		158	68	68	68
BKCMP <= $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 1		48	21	21	21
BKCMP <=P $\text{S1}$ $\text{S2}$ $\text{D}$ n	n = 96		150	65	65	65
+ $\text{S}$ $\text{D}$ +P $\text{S}$ $\text{D}$	When executed		0.39	0.17	0.17	0.17
+ $\text{S1}$ $\text{S2}$ $\text{D}$ +P $\text{S1}$ $\text{S2}$ $\text{D}$	When executed		0.47	0.20	0.20	0.20
- $\text{S}$ $\text{D}$ - P $\text{S}$ $\text{D}$	When executed		0.39	0.17	0.17	0.17
- $\text{S1}$ $\text{S2}$ $\text{D}$ - P $\text{S1}$ $\text{S2}$ $\text{D}$	When executed		0.47	0.20	0.20	0.20

Instruction	Condition (Device)	Processing Time ( $\mu$ s)			
		Qn	QnH	QnPH	QnPRH
D+ (S) (D) D+P (S) (D)	When executed	0.71	0.31	0.31	0.31
D+ (S1) (S2) (D) D+P (S1) (S2) (D)	When executed	0.79	0.34	0.34	0.34
D - (S) (D) D - P (S) (D)	When executed	0.71	0.30	0.30	0.30
D - (S1) (S2) (D) D - P (S1) (S2) (D)	When executed	0.79	0.34	0.34	0.34
* (S1) (S2) (D) * P (S1) (S2) (D)	When executed	0.47	0.20	0.20	0.20
/ (S1) (S2) (D) /P (S1) (S2) (D)	—	2.7	1.2	1.2	1.2
D * (S1) (S2) (D) D * P (S1) (S2) (D)	—	7.9	3.4	3.4	3.4
D/ (S1) (S2) (D) D/P (S1) (S2) (D)	—	14	6.1	6.1	6.1
B+ (S) (D) B+P (S) (D)	—	2.2	1.0	1.0	1.0
B+ (S1) (S2) (D) B+P (S1) (S2) (D)	—	5.0	2.2	2.2	2.2
B - (S) (D) B - P (S) (D)	—	2.0	0.9	0.9	0.9
B - (S1) (S2) (D) B - P (S1) (S2) (D)	—	4.9	2.1	2.1	2.1
DB+ (S) (D) DB+P (S) (D)	—	12	5.0	5.0	5.0
DB+ (S1) (S2) (D) DB+P (S1) (S2) (D)	—	12	5.3	5.3	5.3
DB - (S) (D) DB - P (S) (D)	—	11	4.8	4.8	4.8
DB - (S1) (S2) (D) DB - P (S1) (S2) (D)	—	12	5.2	5.2	5.2
B * (S1) (S2) (D) B * P (S1) (S2) (D)	—	3.7	1.6	1.6	1.6
B/ (S1) (S2) (D) B/P (S1) (S2) (D)	—	3.8	1.6	1.6	1.6
DB * (S1) (S2) (D) DB * P (S1) (S2) (D)	—	24	10	10	10
DB/ (S1) (S2) (D) DB/P (S1) (S2) (D)	—	27	12	12	12

Instruction	Condition (Device)		Processing Time (μs)			
			Qn	QnH	QnPH	QnPRH
E+ (S) (D) E+P (S) (D)	Single precision	(S) = 0, (D) = 0	1.8	0.78	0.78	0.78
		(S) = 2 <sup>127</sup> , (D) = 2 <sup>127</sup>	1.8	0.78	0.78	0.78
	Double precision	(S) = 0, (D) = 0	203	87	—	—
		(S) = 2 <sup>127</sup> , (D) = 2 <sup>127</sup>	203	87	—	—
E+ (S1) (S2) (D) E+P (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	2.4	1.1	1.1	1.1
		(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	2.4	1.1	1.1	1.1
	Double precision	(S1) = 0, (S2) = 0	209	90	—	—
		(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	209	90	—	—
E - (S) (D) E -P (S) (D)	Single precision	(S) = 0, (D) = 0	1.8	0.78	0.78	0.78
		(S) = 2 <sup>127</sup> , (D) = 2 <sup>127</sup>	1.8	0.78	0.78	0.78
	Double precision	(S) = 0, (D) = 0	202	87	—	—
		(S) = 2 <sup>127</sup> , (D) = 2 <sup>127</sup>	202	87	—	—
E - (S1) (S2) (D) E -P (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	2.4	1.1	1.1	1.1
		(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	2.4	1.1	1.1	1.1
	Double precision	(S1) = 0, (S2) = 0	210	90	—	—
		(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	210	90	—	—
E* (S1) (S2) (D) E*P (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	2.4	1.1	1.1	1.1
		(S1) = 2 <sup>126</sup> , (S2) = 2 <sup>127</sup>	2.4	1.1	1.1	1.1
	Double precision	(S1) = 0, (S2) = 0	222	96	—	—
		(S1) = 2 <sup>126</sup> , (S2) = 2 <sup>127</sup>	222	96	—	—
E/ (S1) (S2) (D) E/P (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 1	12	5.2	5.2	5.2
		(S1) = 2 <sup>127</sup> , (S2) = - 2 <sup>126</sup>	12	5.2	5.2	5.2
	Double precision	(S1) = 0, (S2) = 1	369	159	—	—
		(S1) = 2 <sup>127</sup> , (S2) = - 2 <sup>126</sup>	369	159	—	—
\$+ (S) (D) \$+P (S) (D)	—		68	29	29	29
\$+ (S1) (S2) (D) \$+P (S1) (S2) (D)	—		81	35	35	35
INC INCP	—		0.32	0.14	0.14	0.14
DINC DINCP	—		0.47	0.20	0.20	0.20
DEC DECP	—		0.32	0.14	0.14	0.14
DDEC DDECP	—		0.47	0.20	0.20	0.20
BCD BCDP	—		1.1	0.48	0.48	0.48
DBCD DBC DP	—		3.2	1.4	1.4	1.4
BIN BINP	—		1.0	0.44	0.44	0.44
DBIN DBINP	—		1.9	0.82	0.82	0.82

Instruction	Condition (Device)		Processing Time (μs)			
			Qn	QnH	QnPH	QnPRH
INT INTP	Single precision	Ⓢ = 0	3.2	1.4	1.4	1.4
		Ⓢ = 32766.5	3.2	1.4	1.4	1.4
	Double precision	Ⓢ = 0	22	9.3	—	—
		Ⓢ = 32766.5	22	9.3	—	—
DINT DINTP	Single precision	Ⓢ = 0	2.5	1.1	1.1	1.1
		Ⓢ = 1234567890.3	2.5	1.1	1.1	1.1
	Double precision	Ⓢ = 0	24	10	—	—
		Ⓢ = 1234567890.3	24	10	—	—
FLT FLTP	Single precision	Ⓢ = 0	2.1	0.92	0.92	0.92
		Ⓢ = 7FFFH	2.1	0.92	0.92	0.92
	Double precision	Ⓢ = 0	22	9.6	—	—
		Ⓢ = 7FFFH	22	9.6	—	—
DFLT DFLTP	Single precision	Ⓢ = 0	2.1	0.88	0.88	0.88
		Ⓢ = 7FFFFFFFH	2.1	0.88	0.88	0.88
	Double precision	Ⓢ = 0	26	11	—	—
		Ⓢ = 7FFFFFFFH	26	11	—	—
DBL DBLP	—		4.5	1.9	1.9	1.9
WORD WORDP	—		4.7	2.0	2.0	2.0
GRY GRYP	—		4.7	2.0	2.0	2.0
DGRY DGRYP	—		5.3	2.3	2.3	2.3
GBIN GBINP	—		18	7.7	7.7	7.7
DGBIN DGBINP	—		32	14	14	14
NEG NEGP	—		3.6	1.6	1.6	1.6
DNEG DNEGP	—		4.3	1.8	1.8	1.8
ENEG ENEGP	—		3.9	1.7	1.7	1.7
BKBCD Ⓢ Ⓣ n	n = 1		38	17	17	17
BKBCDP Ⓢ Ⓣ n	n = 96		99	43	43	43
BKBIN Ⓢ Ⓣ n	n = 1		38	17	17	17
BKBINP Ⓢ Ⓣ n	n = 96		99	43	43	43
MOV MOVP	Ⓢ = D0, Ⓣ = D1		0.24	0.10	0.10	0.10
	Ⓢ = D0, Ⓣ = J1 \ W1		—	—	—	—
			140*1	60*1	60*1	60*1
DMOV DMOVP	Ⓢ = D0, Ⓣ = D1		0.47	0.20	0.20	0.20
	Ⓢ = D0, Ⓣ = J1 \ W1		—	—	—	—
			147*1	64*1	64*1	64*1

\*1: The upper row indicates the processing time when A38B/A1S38B and the extension base are used.  
The center row indicates the processing time when A38HB/A1S38HB is used.  
The lower row indicates the processing time when Q312B is used.

Instruction	Condition (Device)	Processing Time ( $\mu$ s)			
		Qn	QnH	QnPH	QnPRH
EMOV EMOVP	—	0.63	0.27	0.27	0.27
\$MOV \$MOVP	—	40	17	17	17
CML CMLP	—	0.40	0.17	0.17	0.17
DCML DCMLP	—	0.55	0.24	0.24	0.24
BMOV $\textcircled{S}$ $\textcircled{D}$ n	n = 1	17	7.1	7.1	7.1
BMOVP $\textcircled{S}$ $\textcircled{D}$ n	n = 96	32	14	14	14
FMOV $\textcircled{S}$ $\textcircled{D}$ n	n = 1	6.7	2.9	2.9	2.9
FMOVP $\textcircled{S}$ $\textcircled{D}$ n	n = 96	14	6.1	6.1	6.1
XCH XCHP DXCH DXCHP	—	1.3	0.54	0.54	0.54
BXCH $\textcircled{D1}$ $\textcircled{D2}$ n	n = 1	31	13	13	13
BXCHP $\textcircled{D1}$ $\textcircled{D2}$ n	n = 96	84	36	36	36
SWAP SWAPP	—	3.7	1.6	1.6	1.6
CJ	—	3.2	1.4	1.4	1.4
SCJ	—	3.2	1.4	1.4	1.4
JMP	—	3.2	1.4	1.4	1.4
GOEND	—	0.39	0.34	0.34	0.34
DI	—	0.95	0.41	0.41	0.41
EI	—	1.3	0.54	0.54	0.54
IMASK	—	11	4.6	4.6	4.6
IRET	—	1.6	0.68	0.68	0.68
RFS	n = 1	6.7	4.7	4.7	4.7
RFSP	n = 96	19	13	13	13
UDCNT1	—	15	6.5	6.5	—
UDCNT2	—	16	6.8	6.8	—
TTMR	—	10	4.4	4.4	—
STMTR	—	20	7.1	7.1	—
ROTC	—	26	11	11	—
RAMP	—	18	7.7	7.7	—
SPD	—	19	8.3	8.3	—
PLSY	—	10	4.5	4.5	—
PWM	—	9.1	3.9	3.9	—
MTR	—	11	4.9	4.9	—



(3) Application instructions

The processing time when the instruction is not executed is calculated as follows:

Q02CPU ..... 0.079 × (No. of steps for each instruction + 1) μs

Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU, Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU, Q12PRHCPU, Q25PRHCPU ..... 0.034 × (No. of steps for each instruction + 1) μs

Instruction	Condition (Device)	Processing Time ( μs)			
		Qn	QnH	QnPH	QnPRH
WAND (S) (D) WANDP (S) (D)	When executed	0.39	0.17	0.17	0.17
WAND (S1) (S2) (D) WANDP (S1) (S2) (D)	When executed	0.47	0.20	0.20	0.20
DAND (S) (D) DANDP (S) (D)	When executed	0.71	0.31	0.31	0.31
DAND (S1) (S2) (D) DANDP (S1) (S2) (D)	When executed	0.79	0.34	0.34	0.34
BKAND (S1) (S2) (D) n BKANDP (S1) (S2) (D) n	n = 1	36	16	16	16
	n = 96	74	32	32	32
WOR (S) (D) WORP (S) (D)	When executed	0.40	0.17	0.17	0.17
WOR (S1) (S2) (D) WORP (S1) (S2) (D)	When executed	0.47	0.20	0.20	0.20
DOR (S) (D) DORP (S) (D)	When executed	0.71	0.31	0.31	0.31
DOR (S1) (S2) (D) DORP (S1) (S2) (D)	When executed	0.79	0.34	0.34	0.34
BKOR (S1) (S2) (D) n BKORP (S1) (S2) (D) n	n = 1	36	16	16	16
	n = 96	74	32	32	32
WXOR (S) (D) WXORP (S) (D)	When executed	0.39	0.17	0.17	0.17
WXOR (S1) (S2) (D) WXORP (S1) (S2) (D)	When executed	0.47	0.20	0.20	0.20
DXOR (S) (D) DXORP (S) (D)	When executed	0.71	0.31	0.31	0.31
DXOR (S1) (S2) (D) DXORP (S1) (S2) (D)	When executed	0.79	0.34	0.34	0.34
BKXOR (S1) (S2) (D) n BKXORP (S1) (S2) (D) n	n = 1	36	16	16	16
	n = 96	74	32	32	32
WXNR (S) (D) WXNRP (S) (D)	When executed	0.40	0.17	0.17	0.17
WXNR (S1) (S2) (D) WXNRP (S1) (S2) (D)	When executed	0.47	0.20	0.20	0.20
DNXR (S) (D) DNXRP (S) (D)	When executed	0.71	0.31	0.31	0.31
DNXR (S1) (S2) (D) DNXRP (S1) (S2) (D)	When executed	0.79	0.34	0.34	0.34
BKXNR (S1) (S2) (D) n BKXNRP (S1) (S2) (D) n	n = 1	36	16	16	16
	n = 96	74	32	32	32
ROR (D) n RORP (D) n	n = 1	2.0	0.85	0.85	0.85
	n = 15	2.0	0.85	0.85	0.85

A

Appendix 1 OPERATION PROCESSING TIME  
Appendix 1.30 Operation Processing Time of High Performance Model QCPU/Process CPU/Redundant CPU

Instruction	Condition (Device)		Processing Time (μs)			
			Qn	QnH	QnPH	QnPRH
RCR $\textcircled{D}$ n	n = 1		1.6	0.68	0.68	0.68
RCRP $\textcircled{D}$ n	n = 15		1.6	0.68	0.68	0.68
ROL $\textcircled{D}$ n	n = 1		2.0	0.85	0.85	0.85
ROLP $\textcircled{D}$ n	n = 15		2.0	0.85	0.85	0.85
RCL $\textcircled{D}$ n	n = 1		1.6	0.68	0.68	0.68
RCLP $\textcircled{D}$ n	n = 15		1.6	0.68	0.68	0.68
DROR $\textcircled{D}$ n	n = 1		3.9	1.7	1.7	1.7
DRORP $\textcircled{D}$ n	n = 31		4.0	1.7	1.7	1.7
DRCR $\textcircled{D}$ n	n = 1		4.3	1.8	1.8	1.8
DRCRP $\textcircled{D}$ n	n = 31		4.3	1.9	1.9	1.9
DROL $\textcircled{D}$ n	n = 1		3.9	1.7	1.7	1.7
DROLP $\textcircled{D}$ n	n = 31		4.0	1.7	1.7	1.7
DRCL $\textcircled{D}$ n	n = 1		4.3	1.8	1.8	1.8
DRCLP $\textcircled{D}$ n	n = 31		4.3	1.9	1.9	1.9
SFR $\textcircled{D}$ n	n = 1		1.7	0.75	0.75	0.75
SFRP $\textcircled{D}$ n	n = 15		2.0	0.85	0.85	0.85
SFL $\textcircled{D}$ n	n = 1		1.7	0.75	0.75	0.75
SFLP $\textcircled{D}$ n	n = 15		2.0	0.85	0.85	0.85
BSFR $\textcircled{D}$ n	n = 1		20	8.6	8.6	8.6
BSFRP $\textcircled{D}$ n	n = 96		24	10	10	10
BSFL $\textcircled{D}$ n	n = 1		20	8.5	8.5	8.5
BSFLP $\textcircled{D}$ n	n = 96		23	10	10	10
DSFR $\textcircled{D}$ n	n = 1		1.3	0.58	0.58	0.58
DSFRP $\textcircled{D}$ n	n = 96		25	11	11	11
DSFL $\textcircled{D}$ n	n = 1		1.3	0.58	0.58	0.58
DSFLP $\textcircled{D}$ n	n = 96		26	11	11	11
BSET $\textcircled{D}$ n	n = 1		7.6	3.3	3.3	3.3
BSETP $\textcircled{D}$ n	n = 15		7.6	3.3	3.3	3.3
BRST $\textcircled{D}$ n	n = 1		7.6	3.3	3.3	3.3
BRSTP $\textcircled{D}$ n	n = 15		7.6	3.3	3.3	3.3
TEST $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ TESTP $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	—		8.2	3.5	3.5	3.5
DTEST $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ DTESTP $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	—		9.2	3.9	3.9	3.9
BKRST $\textcircled{S}$ n	n = 1		18	7.8	7.8	7.8
BKRSTP $\textcircled{S}$ n	n = 96		19	8.2	8.2	8.2
SER $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n SERP $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n	n = 1	All match	22	9.6	9.6	9.6
		None match	21	8.9	8.9	8.9
DSER $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n DSERP $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n	n = 96	All match	115	49	49	49
		None match	133	57	57	57
DSER $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n DSERP $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n	n = 1	All match	23	9.9	9.9	9.9
		None match	23	9.7	9.7	9.7
DSER $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n DSERP $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n	n = 96	All match	142	61	61	61
		None match	132	57	57	57

Instruction	Condition (Device)		Processing Time (μs)			
			Qn	QnH	QnPH	QnPRH
SUM SUMP	Ⓢ = 0 Ⓢ = FFFF		3.9	1.7	1.7	1.7
DSUM DSUMP	Ⓢ = 0 Ⓢ = FFFFFFFFH		4.7 12	2.0 5.0	2.0 5.0	2.0 5.0
DECO Ⓢ Ⓣ n DECOP Ⓢ Ⓣ n	n = 2 n = 8		20 27	8.6 12	8.6 12	8.6 12
ENCO Ⓢ Ⓣ n ENCOP Ⓢ Ⓣ n	n = 2 n = 8	M1 = ON M4 = ON M1 = ON M256 = ON	21 21 28 26	9.1 9.1 12 11	9.1 9.1 12 11	9.1 9.1 12 11
SEG SEGP	—		1.3	0.54	0.54	0.54
DIS Ⓢ Ⓣ n DISP Ⓢ Ⓣ n	n = 1 n = 4		18 19	7.7 8.3	7.7 8.3	7.7 8.3
UNI Ⓢ Ⓣ n UNIP Ⓢ Ⓣ n	n = 1 n = 4		21 23	8.9 9.7	8.9 9.7	8.9 9.7
NDIS Ⓢ1 Ⓣ Ⓢ2 NDISP Ⓢ1 Ⓣ Ⓢ2	—		41	18	18	18
NUNI Ⓢ1 Ⓣ Ⓢ2 NUNIP Ⓢ1 Ⓣ Ⓢ2	—		42	18	18	18
WTOB Ⓢ Ⓣ n WTOBP Ⓢ Ⓣ n	n = 1 n = 96		47 99	20 43	20 43	20 43
BTOW Ⓢ Ⓣ n BTOWP Ⓢ Ⓣ n	n = 1 n = 96		45 89	19 38	19 38	19 38
MAX Ⓢ Ⓣ n MAXP Ⓢ Ⓣ n	n = 1 n = 96		17 136	7.1 59	7.1 59	7.1 59
MIN Ⓢ Ⓣ n MINP Ⓢ Ⓣ n	n = 1 n = 96		17 159	7.1 69	7.1 69	7.1 69
DMAX Ⓢ Ⓣ n DMAXP Ⓢ Ⓣ n	n = 1 n = 96		27 181	12 78	12 78	12 78
DMIN Ⓢ Ⓣ n DMINP Ⓢ Ⓣ n	n = 1 n = 96		27 112	12 48	12 48	12 48
SORT Ⓢ1 n Ⓢ2 Ⓣ1 Ⓣ2	n = 1, Ⓢ2 = 1		16	7.1	7.1	7.1
	n = 96, Ⓢ2 = 16		87.8	37.9	37.9	37.9
DSORT Ⓢ1 n Ⓢ2 Ⓣ1 Ⓣ2	n = 1, Ⓢ2 = 1		17	7.1	7.1	7.1
	n = 96, Ⓢ2 = 16		96.1	41.6	41.6	41.6
WSUM Ⓢ Ⓣ n WSUMP Ⓢ Ⓣ n	n = 1 n = 96		16.4 68.4	7.1 29.5	7.1 29.5	7.1 29.5
DWSUM Ⓢ Ⓣ n DWSUMP Ⓢ Ⓣ n	n = 1 n = 96		18.9 130.4	8.2 56.1	8.2 56.1	8.2 56.1
FOR n NEXT	n = 0 —		2.3 3.3	1.0 1.4	1.0 1.4	1.0 1.4
BREAK BREAKP	—		11	4.6	4.6	4.6
CALL Pn CALLP Pn	Internal file pointer Common pointer		2.1 33	0.88 14	0.88 14	0.88 14

Instruction	Condition (Device)	Processing Time (μs)			
		Qn	QnH	QnPH	QnPRH
CALL Pn ⑤① to ⑤⑤ CALLP Pn ⑤① to ⑤⑤	—	135	58	58	58
RET	Return to original program	2.9	1.3	1.3	1.3
	Return to other program	20	8.5	8.5	8.5
FCALL Pn FCALLP Pn	Internal file pointer	3.6	1.6	1.6	1.6
	Common pointer	20	8.7	8.7	8.7
FCALL Pn ⑤① to ⑤⑤ FCALLP Pn ⑤① to ⑤⑤	—	134	57	57	57
ECALL * Pn ECALLP * Pn *: Program name	—	77	33	33	33
ECALL * Pn ⑤① to ⑤⑤ ECALLP * Pn ⑤① to ⑤⑤ *: Program name	—	162	70	70	70
EFCALL * Pn EFCALLP * Pn *: Program name	—	78	34	34	34
EFCALL * Pn ⑤① to ⑤⑤ EFCALLP * Pn ⑤① to ⑤⑤ *: Program name	—	200	86	86	86
COM	—	55	16	16	16
IX	—	12	5.2	5.2	5.2
IXEND	—	4.7	2.0	2.0	2.0
IXDEV + IXSET	Number of contacts 1	48	21	21	21
	Number of contacts 14	93	40	40	40
FIFW FIFWP	Number of data points 0	11	4.5	4.5	4.5
	Number of data points 96	11	4.5	4.5	4.5
FIFR FIFRP	Number of data points 1	13	5.6	5.6	5.6
	Number of data points 96	32	14	14	14
FPOP FPOPP	Number of data points 1	16	7.0	7.0	7.0
	Number of data points 96	16	7.0	7.0	7.0
FINS FINSP	Number of data points 0	20	8.4	8.4	8.4
	Number of data points 96	36	15	15	15
FDEL FDELP	Number of data points 1	19	7.5	7.5	7.5
	Number of data points 96	39	15	15	15
FROM n1 n2 ② n3 FROMP n1 n2 ② n3 *1	n3 = 1	—	—	—	—
		47	22	22	22
	n3 = 1000	—	—	—	—
		476	437	437	437
DFRO n1 n2 ② n3 DFROP n1 n2 ② n3 *1	n3 = 1	—	—	—	—
		51	24	24	24
	n3 = 500	—	—	—	—
		478	437	437	437

\*1: The upper row indicates the processing time when A38B/A1S38B and the extension base are used.  
The center row indicates the processing time when A38HB/A1S38HB is used.  
The bottom row indicates the processing times taken when the Q312B is used to execute the instruction for the QJ71C24 in slot 0.  
The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules.  
(The QnCPU/QnHCPU also differs in processing time according to the extension base type.)

Instruction	Condition (Device)		Processing Time (μs)			
			Qn	QnH	QnPH	QnPRH
TO n1 n2 (S) n3 TOP n1 n2 (S) n3 *1	n3 = 1	—	—	—	—	
		—	—	—	—	
	n3 = 1000	48	20	20	20	
		—	—	—	—	
DTO n1 n2 (S) n3 DTOP n1 n2 (S) n3 *1	n3 = 1	—	—	—	—	
		—	—	—	—	
	n3 = 500	50	23	23	23	
		—	—	—	—	
PR	SM701ON	Variable 1 character	33	11	11	—
		Variable 32 character	48	18	18	—
	SM701OFF	21	7.8	7.8	—	
PRC	—	181	16	16	—	
LED	When displayed	—	—	—	—	
	Display completed	—	—	—	—	
LEDC	When displayed	—	—	—	—	
	Display completed	—	—	—	—	
LEDR	No display → no display	0.40	0.17	0.17	0.17	
	LED instruction execution → no display	103	44	44	44	
CHKST	—	5.8	2.5	2.5	2.5	
CHK	1 contact no error	24	10	10	10	
	150 contact no error	1676	721	721	721	
	1 contact error	88	38	38	38	
CHKCIR	10 steps	5.8	2.5	2.5	2.5	
SLT	All internal devices	—	—	—	—	
	File register 8k points	—	—	—	—	
	SLT execution completion	—	—	—	—	
SLTR	—	—	—	—	—	
STRA	Start	—	—	—	—	
	STRA execution completion	—	—	—	—	
STRAR	—	—	—	—	—	
PTRA	—	—	—	—	—	
PTRAR	—	—	—	—	—	
PTRAEEXE PTRAEEXEP	When operating	—	—	—	—	
	Trace in progress	—	—	—	—	
BINDA BINDAP	(S) = 1	15	6.7	6.7	6.7	
	(S) = - 32768	24	10	10	10	
DBINDA DBINDAP	(S) = 1	43	18	18	18	
	(S) = - 2147483648	86	37	37	37	
BINHA BINHAP	(S) = 1	18	7.7	7.7	7.7	
	(S) = FFFF <sub>H</sub>	19	8.2	8.2	8.2	
DBINHA DBINHAP	(S) = 1	23	10	10	10	
	(S) = FFFFFFFF <sub>H</sub>	24	10	10	10	

\*1: The upper row indicates the processing time when A38B/A1S38B and the extension base are used.  
The center row indicates the processing time when A38HB/A1S38HB is used.  
The bottom row indicates the processing times taken when the Q312B is used to execute the instruction for the QJ71C24 in slot 0.  
The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules.  
(The QnCPU/QnHCPU also differs in processing time according to the extension base type.)

Instruction	Condition (Device)	Processing Time (μs)			
		Qn	QnH	QnPH	QnPRH
BCDDA	Ⓢ = 1	23	9.8	9.8	9.8
BCDDAP	Ⓢ = 9999	21	8.9	8.9	8.9
DBCDDA	Ⓢ = 1	22	9.5	9.5	9.5
DBCDDAP	Ⓢ = 99999999	29	13	13	13
DABIN	Ⓢ = 1	57	25	25	25
DABINP	Ⓢ = - 32768	58	25	25	25
DDABIN	Ⓢ = 1	92	40	40	40
DDABINP	Ⓢ = - 2147483648	106	46	46	46
HABIN	Ⓢ = 1	13	5.8	5.8	5.8
HABINP	Ⓢ = FFFFH	15	6.4	6.4	6.4
DHABIN	Ⓢ = 1	22	9.5	9.5	9.5
DHABINP	Ⓢ = FFFFFFFFH	25	11	11	11
DABCD	Ⓢ = 1	16	6.9	6.9	6.9
DABCDP	Ⓢ = 9999	17	7.2	7.2	7.2
DDABCD	Ⓢ = 1	25	11	11	11
DDABCDP	Ⓢ = 99999999	29	13	13	13
COMRD	—	40	17	17	17
COMRDP	—	40	17	17	17
LEN	1 character	18	8.0	8.0	8.0
LENP	96 characters	86	37	37	37
STR	—	53	23	23	23
STRP	—	53	23	23	23
DSTR	—	123	53	53	53
DSTRP	—	123	53	53	53
VAL	—	95	41	41	41
VALP	—	95	41	41	41
DVAL	—	166	72	72	72
DVALP	—	166	72	72	72
ESTR	—	564	243	243	243
ESTRP	—	564	243	243	243
EVAL	Decimal point format all 2-digit specification	100	43	43	43
EVALP	Exponent format all 6-digit specification	127	55	55	55
ASC Ⓢ Ⓣ n	n = 1	64	28	28	28
ASCP Ⓢ Ⓣ n	n = 96	289	125	125	125
HEX Ⓢ Ⓣ n	n = 1	60	26	26	26
HEXP Ⓢ Ⓣ n	n = 96	343	148	148	148
RIGHT Ⓢ Ⓣ n	n = 1	49	21	21	21
RIGHTP Ⓢ Ⓣ n	n = 96	131	56	56	56
LEFT Ⓢ Ⓣ n	n = 1	50	21	21	21
LEFTP Ⓢ Ⓣ n	n = 96	131	56	56	56
MIDR	—	53	23	23	23
MIDRP	—	53	23	23	23
MIDW	—	128	55	55	55
MIDWP	—	128	55	55	55
INSTR	No match	58	25	25	25
INSTRP	Match	Head	55	24	24
		End	58	25	25

Instruction	Condition (Device)		Processing Time ( $\mu$ s)			
			Qn	QnH	QnPH	QnPRH
EMOD EMODP	—		527	227	227	227
EREXP EREXPP	—		1656	713	713	713
SIN	Single precision		115	50	50	50
SINP	Double precision		1945	837	—	—
COS	Single precision		122	53	53	53
COSP	Double precision		2618	1127	—	—
TAN	Single precision		123	53	53	53
TANP	Double precision		2618	1127	—	—
ASIN	Single precision		111	48	48	48
ASINP	Double precision		2491	1072	—	—
ACOS	Single precision		115	49	49	49
ACOSP	Double precision		2367	1019	—	—
ATAN	Single precision		157	68	68	68
ATANP	Double precision		3140	1352	—	—
RAD	Single precision		17	7.2	7.2	7.2
RADP	Double precision		24	10	—	—
DEG	Single precision		17	7.2	7.2	7.2
DEGP	Double precision		23	9.9	—	—
SQR	Single precision		28	12	12	12
SQRP	Double precision		1812	780	—	—
EXP EXPP	Single precision	Ⓢ = - 10	129	56	56	56
		Ⓢ = 1				
	Double precision	Ⓢ = - 10	2386	1026	—	—
		Ⓢ = 1				
LOG LOGP	Single precision	Ⓢ = 1	113	49	49	49
		Ⓢ = 10				
	Double precision	Ⓢ = 1	2146	924	—	—
		Ⓢ = 10				
RND RNDP	—		3.9	1.7	1.7	1.7
SRND SRNDP	—		3.5	1.5	1.5	1.5
BSQR BSQRP	Ⓢ = 0		6.2	2.7	2.7	2.7
	Ⓢ = 9999		38	16	16	16
BDSQR BDSQRP	Ⓢ = 0		6.2	2.7	2.7	2.7
	Ⓢ = 99999999		38	16	16	16
BSIN BSINP	—		12	5.1	5.1	5.1
BCOS BCOSP	—		12	5.2	5.2	5.2
BTAN BTANP	—		12	5.2	5.2	5.2
BASIN BASINP	—		20	8.7	8.7	8.7
BACOS BACOSP	—		21	9.0	9.0	9.0
BATAN BATANP	—		22	9.6	9.6	9.6
LIMIT LIMITP	—		10	4.3	4.3	4.3

Instruction	Condition (Device)	Processing Time (μs)			
		Qn	QnH	QnPH	QnPRH
DLIMIT DLIMITP	—	11	4.7	4.7	4.7
BAND BANDP	—	9.8	4.2	4.2	4.2
DBAND DBANDP	—	11	4.9	4.9	4.9
ZONE ZONEP	—	9.1	3.9	3.9	3.9
DZONE DZONEP	—	11	4.6	4.6	4.6
RSET RSETP	—	6.8	2.9	2.9	2.9
QDRSET QDRSETP	—	205	88	88	88
QCDSET QCDSETP	—	147	63	63	63
DATERD DATERDP	—	13	5.5	5.5	5.5
DATEWR DATEWRP	—	15	6.4	6.4	6.4
DATE+ DATE+P	No digit increase	13	5.4	5.4	5.4
	Digit increase	13	5.4	5.4	5.4
DATE - DATE - P	No digit increase	12	5.2	5.2	5.2
	Digit increase	12	5.2	5.2	5.2
SECOND SECONDP	—	10	4.5	4.5	4.5
HOUR HOURP	—	12	5.2	5.2	5.2
MSG	1 character	3.0	1.3	1.3	1.3
	32 characters	3.0	1.3	1.3	1.3
PKEY	Initial time	20	8.6	8.6	8.6
	No reception	19	8.2	8.2	8.2
PSTOP PSTOPP	—	79	34	34	34
POFF POFFP	—	79	34	34	34
PSCAN PSCANP	—	75	32	32	32
PLOW PLOWP	—	80	34	34	—
WDT WDTP	—	5.9	2.6	2.6	2.6
DUTY	—	9.3	4.0	4.0	4.0
ZRRDB ZRRDBP	—	7.9	3.4	3.4	3.4
ZRWRB ZRWRBP	—	9.4	4.0	4.0	4.0
ADRSET ADRSETP	—	4.9	2.1	2.1	2.1
KEY	—	17	7.3	7.3	—
ZPUSH ZPUSHP	—	11	4.7	4.7	4.7
ZPOP ZPOPP	—	5.1	2.2	2.2	2.2
EROMWR EROMWRP	—	—	—	—	—



Instruction	Condition (Device)	Processing Time (μs)			
		Qn	QnH	QnPH	QnPRH
ZCOM	—	691	289	289	289
READ	—	—	—	—	—
SREAD	—	—	—	—	—
WRITE	—	—	—	—	—
SWRITE	—	—	—	—	—
SEND	—	—	—	—	—
RECV	—	—	—	—	—
REQ	—	—	—	—	—
ZNFR	—	—	—	—	—
ZNTO	—	—	—	—	—
ZNRD	MELSECNET/10	—	—	—	—
	MELSECNET (II)	—	—	—	—
ZNWR	MELSECNET/10	—	—	—	—
	MELSECNET (II)	—	—	—	—
RFRP	—	—	—	—	—
RTOP	—	—	—	—	—

## (4) Processing time for QCPU instructions (QCPU instructions only)

## (a) Instructions available from function version A

Instruction	Condition (Device)		Processing Time (μs)			
			Qn	QnH	QnPH	QnPRH
UNIRD	—		79	34	34	34
TRACE	Start		176	76	76	76
	STRA execution completion		6.3	2.7	2.7	2.7
TRACER	—		19	8.2	8.2	8.2
SP.FWRITE	—		84	36	36	36
SP.FREAD	—		82	35	35	35
PLOADP	—		58	25	25	—
PUNLOADP	—		272	117	117	—
PSWAPP	—		308	133	133	—
RBMOV	When standard RAM is used	1 point	45.5	20	20	20
		1000 points	215	91	91	91
	When SRAM card is used	1 point	49.5	22	22	22
		1000 points	540	305	305	305

(b) Instructions available from function version B

Instruction	Condition/Number of Points Processed		Processing Time (μs)				
			Qn	QnH	QnPH	QnPRH	
COM *1	With auto refresh of CPU shared memory	Refresh range: 2k words (0.5k words assigned equally to all CPUs)	720	660	660	—	
		Refresh range: 4k words (1k words assigned equally to all CPUs)	860	730	730	—	
	Without auto refresh of CPU shared memory	—	43	20	20	20	
FROM *1	Reading from CPU shared memory of another CPU	n3 = 1	59	29	29	—	
		n3 = 1000	530	500	500	—	
	Reading buffer memory of intelligent function module*2	n3 = 1	Main base unit	51	24	24	—
			Extension base unit	54	27	27	—
		n3 = 1000	Main base unit	540	480	480	—
Extension base unit			1100	1050	1050	—	
S.TO	Writing to CPU shared memory of host CPU	n3 = 1 ("TO" instruction)	74	33	33	—	
		n4 = 1 ("S.TO instruction")					
		n2 = 256	126	54	54	—	
S (P).DATERD *3	Reading data of the expansion clock	—	25	11	11	11	
S (P).DATE+ *3	Expansion clock data addition operation	—	38	17	17	17	
S (P).DATE- *3	Expansion clock data subtraction operation	—	38	17	17	17	

\*1: If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.

For system having only the main base unit (Instruction processing time increase) = 0.54 × (number of points processed) × (number of other CPUs) (μs) For system including extension base units (Instruction processing time increase) = 1.30 × (number of points processed) × (number of other CPUs) (μs)
--

\*2: In a multiple CPU system, the instruction processing time for the intelligent function module under control of the host CPU is equal to that for the intelligent function module under control of another CPU.

\*3: Products with the first 5 digits of the serial No. "07032" or higher are applicable.

(5) Redundant system instructions (for redundant CPU)

Instruction	Condition (Device)	Processing Time (μs)			
		Qn	QnH	QnPH	QnPRH
SP.CONTSW	—	—	—	—	9.6

(6) Table of the time to be added when file register, module access device or link direct device is used

Instruction		Data	Device Specification Location	Processing Time (μs)			
				Qn	QnH	QnPH	QnPRH
File register (ZR)	When standard RAM is used	Bit	Source	5.56	2.40	2.40	2.40
			Destination	4.44	1.91	1.91	1.91
		Word	Source	2.60	1.12	1.12	1.12
			Destination	3.76	1.62	1.62	1.62
		Double word	Source	2.83	1.22	1.22	1.22
			Destination	4.00	1.72	1.72	1.72
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit	Source	5.22	2.25	2.25	2.25
			Destination	4.09	1.76	1.76	1.76
		Word	Source	2.25	0.97	0.97	0.97
			Destination	3.42	1.47	1.47	1.47
Double word	Source	2.49	1.07	1.07	1.07		
	Destination	3.65	1.57	1.57	1.57		
Module access device (Un\G□ , U3En\G0 to G4095)	Bit	Source	35.56	15.31	15.31	15.31	
		Destination	65.08	28.01	28.01	28.01	
	Word	Source	32.76	14.10	14.10	14.10	
		Destination	28.84	12.41	12.41	12.41	
	Double word	Source	32.99	14.20	14.20	14.20	
		Destination	29.07	12.51	12.51	12.51	
Link direct device (Jn\□ )	Bit	Source	75.67	32.57	32.57	32.57	
		Destination	138.65	59.67	59.67	59.67	
	Word	Source	72.73	31.30	31.30	31.30	
		Destination	137.32	59.10	59.10	59.10	
	Double word	Source	72.96	31.40	31.40	31.40	
		Destination	137.55	59.20	59.20	59.20	

**A**

# Appendix 1.4 Operation Processing Time of Universal Model QCPU

The processing time for the individual instructions are shown in the table on the following pages.

Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.

## Appendix 1.4.1 Subset instruction processing time

The following describes the subset instruction processing time.

### Point

- (1) The processing time shown in "(1) Subset instruction processing time table" applies when the device used in an instruction meets the device condition for subset processing (For device condition triggering subset processing, refer to Page 102, Section 3.5.1).
- (2) When using a file resistor (R, ZR), extended data register (D), extended link register (W), and module access device (U3En\G10000 and the subsequent devices), add the processing time shown in (2) to that of the instruction.
- (3) When using an F,T(ST),C device with an OUT/SET/RST instruction, add the processing time for each instruction, with reference to the adding time in (3).
- (4) Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.

### (1) Subset instruction processing time table

(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU.

Category	Instruction	Condition (Device)	Processing Time (μs)								
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Sequence instruction	LD LDI AND ANI OR ORI LDP LDF ANDP ANDF ORP ORF	When executed		0.120		0.080		0.060		0.040	
	LDPI LDFI	When executed		0.360		0.240		0.180		0.120	
	ANDPI ANDFI ORPI ORFI	When executed		0.480		0.320		0.240		0.160	
	OUT	When not changed When changed		0.120		0.080		0.060		0.040	
	SET RST	When not executed When executed		0.120		0.080		0.060		0.040	
Basic instruction	LD=	In conductive status In non-conductive status		0.360		0.240		0.180		0.120	
	AND=	When not executed When executed		0.360		0.240		0.180		0.120	
	OR=	When not executed		0.360		0.240		0.180		0.120	
		When executed	In conductive status		0.360		0.240		0.180		0.120
			In non-conductive status		0.360		0.240		0.180		0.120

Category	Instruction	Condition (Device)	Processing Time (μs)								
			Q00UCPU		Q01UCPU		Q02UCPU				
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	LD<>	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
	AND<>	When not executed									
		When executed	In conductive status		0.360		0.240		0.180		0.120
			In non-conductive status								
	OR<>	When not executed									
		When executed	In conductive status		0.360		0.240		0.180		0.120
			In non-conductive status								
	LD>	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
	AND>	When not executed									
		When executed	In conductive status		0.360		0.240		0.180		0.120
			In non-conductive status								
	OR>	When not executed									
		When executed	In conductive status		0.360		0.240		0.180		0.120
			In non-conductive status								
	LD<=	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
	AND<=	When not executed									
		When executed	In conductive status		0.360		0.240		0.180		0.120
			In non-conductive status								
	OR<=	When not executed									
		When executed	In conductive status		0.360		0.240		0.180		0.120
			In non-conductive status								
	LD<	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
	AND<	When not executed									
		When executed	In conductive status		0.360		0.240		0.180		0.120
			In non-conductive status								
	OR<	When not executed									
When executed		In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
LD>=	In conductive status		0.360		0.240		0.180		0.120		
	In non-conductive status										
AND>=	When not executed										
	When executed	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
OR>=	When not executed										
	When executed	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
LDD=	In conductive status		0.360		0.240		0.180		0.120		
	In non-conductive status										
ANDD=	When not executed										
	When executed	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
ORD=	When not executed										
	When executed	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									
LDD<>	In conductive status		0.360		0.240		0.180		0.120		
	In non-conductive status										
ANDD<>	When not executed										
	When executed	In conductive status		0.360		0.240		0.180		0.120	
		In non-conductive status									

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q00UCPU		Q01UCPU		Q02UCPU		Q02UCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Basic instruction	ORD<>	When not executed		0.360	0.240	0.180	0.120				
		When executed	In conductive status								
			In non-conductive status								
	LDD>	In conductive status		0.360	0.240	0.180	0.120				
		In non-conductive status									
	ANDD>	When not executed		0.360	0.240	0.180	0.120				
		When executed	In conductive status								
			In non-conductive status								
	ORD>	When not executed		0.360	0.240	0.180	0.120				
		When executed	In conductive status								
			In non-conductive status								
	LDD<=	In conductive status		0.360	0.240	0.180	0.120				
		In non-conductive status									
	ANDD<=	When not executed		0.360	0.240	0.180	0.120				
		When executed	In conductive status								
			In non-conductive status								
	ORD<=	When not executed		0.360	0.240	0.180	0.120				
		When executed	In conductive status								
			In non-conductive status								
	LDD<	In conductive status		0.360	0.240	0.180	0.120				
		In non-conductive status									
	ANDD<	When not executed		0.360	0.240	0.180	0.120				
		When executed	In conductive status								
			In non-conductive status								
	ORD<	When not executed		0.360	0.240	0.180	0.120				
		When executed	In conductive status								
			In non-conductive status								
	LDD>=	In conductive status		0.360	0.240	0.180	0.120				
In non-conductive status											
ANDD>=	When not executed		0.360	0.240	0.180	0.120					
	When executed	In conductive status									
		In non-conductive status									
ORD>=	When not executed		0.360	0.240	0.180	0.120					
	When executed	In conductive status									
		In non-conductive status									
+ (S) (D)	When executed		0.360	0.240	0.180	0.120					
+ (S1) (S2) (D)	When executed		0.480	0.320	0.240	0.160					
- (S) (D)	When executed		0.360	0.240	0.180	0.120					
- (S1) (S2) (D)	When executed		0.480	0.320	0.240	0.160					
D + (S) (D)	When executed		0.360	0.240	0.180	0.120					
D + (S1) (S2) (D)	When executed		0.480	0.320	0.240	0.160					
D - (S) (D)	When executed		0.360	0.240	0.180	0.120					
D - (S1) (S2) (D)	When executed		0.480	0.320	0.240	0.160					
* (S1) (S2) (D)	When executed		0.420	0.300	0.240	0.180					
/ (S1) (S2) (D)	When executed		0.520	0.400	0.340	0.280					
D * (S1) (S2) (D)	When executed		0.500	0.380	0.320	0.260					
D / (S1) (S2) (D)	When executed		0.640	0.520	0.460	0.400					
B + (S) (D)	When executed		3.100	12.300	3.100	12.300	3.300	8.300			
B + (S1) (S2) (D)	When executed		5.900	13.500	5.900	13.500	4.600	6.200			
B - (S) (D)	When executed		3.150	12.300	3.150	12.300	3.300	9.000			
B - (S1) (S2) (D)	When executed		5.950	13.600	5.950	13.600	4.600	8.200			

Category	Instruction	Condition (Device)	Processing Time (μs)								
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	B * S1 S2 D	When executed		3.700	12.100	3.700	12.100	3.700	12.100	4.000	8.200
	B/ S1 S2 D	When executed		4.000	14.000	4.000	14.000	4.000	14.000	4.200	12.400
	E + S D	Single precision	S = 0, D = 0	0.420		0.300		0.240		0.180	
			S = 2 <sup>127</sup> , D = 2 <sup>127</sup>	0.420		0.300		0.240		0.180	
	E + S1 S2 D	Single precision	S1 = 0, S2 = 0	0.540		0.380		0.300		0.220	
			S1 = 2 <sup>127</sup> , S2 = 2 <sup>127</sup>	0.540		0.380		0.300		0.220	
	E - S D	Single precision	S = 0, D = 0	0.420		0.300		0.240		0.180	
			S = 2 <sup>127</sup> , D = 2 <sup>127</sup>	0.420		0.300		0.240		0.180	
	E - S1 S2 D	Single precision	S1 = 0, S2 = 0	0.540		0.380		0.300		0.220	
			S1 = 2 <sup>127</sup> , S2 = 2 <sup>127</sup>	0.540		0.380		0.300		0.220	
	E * S1 S2 D	Single precision	S1 = 0, S2 = 0	0.420		0.300		0.240		0.180	
			S1 = 2 <sup>127</sup> , S2 = 2 <sup>127</sup>	0.420		0.300		0.240		0.180	
	E/ S1 S2 D	Single precision	S1 = 2 <sup>127</sup> , S2 = 2 <sup>127</sup>	4.900	18.900	4.900	18.900	4.900	18.900	5.100	14.100
	INC	When executed		0.240		0.160		0.120		0.080	
	DINC	When executed		0.240		0.160		0.120		0.080	
	DEC	When executed		0.240		0.160		0.120		0.080	
	DDEC	When executed		0.240		0.160		0.120		0.080	
	BCD	When executed		0.320		0.240		0.200		0.160	
	DBCD	When executed		0.400		0.320		0.280		0.240	
	BIN	When executed		0.260		0.180		0.140		0.100	
	DBIN	When executed		0.260		0.180		0.140		0.100	
	FLT	Single precision	S = 0	0.300		0.220		0.180		0.140	
			S = 7FFF <sub>H</sub>	0.300		0.220		0.180		0.140	
	DFLT	Single precision	S = 0	0.300		0.220		0.180		0.140	
			S = 7FFFFFFF <sub>H</sub>	0.300		0.220		0.180		0.140	
	INT	Single precision	S = 0	0.300		0.220		0.180		0.140	
			S = 32766.5	0.300		0.220		0.180		0.140	
	DINT	Single precision	S = 0	0.300		0.220		0.180		0.140	
			S = 1234567890.3	0.300		0.220		0.180		0.140	
	MOV	—		0.240		0.160		0.120		0.080	
	DMOV	—		0.240		0.160		0.120		0.080	
	EMOV	—		0.240		0.160		0.120		0.080	
	CML	—		0.240		0.160		0.120		0.080	
	DCML	—		0.240		0.160		0.120		0.080	
	BMOV	SM237 =ON	n=1	4.200	4.600	4.200	4.600	4.200	4.600	4.100	4.500
			n=96	4.850	5.150	4.850	5.150	4.850	5.150	4.700	5.100
		SM237 =OFF	n=1	6.800	11.300	6.800	11.300	6.800	11.300	6.300	8.900
			n=96	7.450	11.900	7.450	11.900	7.450	11.900	5.900	9.500
	FMOV	SM=237 =ON	n=1	4.100	4.600	4.100	4.600	4.100	4.600	4.100	4.600
			n=96	4.800	5.200	4.800	5.200	4.800	5.200	4.800	5.200
SM237 =OFF		n=1	4.600	8.250	4.600	8.250	4.600	8.250	4.600	7.900	
		n=96	6.150	10.600	6.150	10.600	6.150	10.600	5.300	8.500	
XCH	—		2.250	8.100	2.250	8.100	2.250	8.100	2.500	6.000	
DXCH	—		2.400	8.200	2.400	8.200	2.400	8.200	2.800	7.900	
DFMOV	SM237 =ON	n=1	2.700	2.800	2.700	2.800	2.700	2.800	2.350	2.450	
		n=96	6.500	6.800	6.500	6.800	6.500	6.800	5.950	6.000	
	SM237 =OFF	n=1	4.000	8.150	4.000	8.150	4.000	8.150	3.000	6.950	
		n=96	8.000	12.200	8.000	12.200	8.000	12.200	6.600	10.600	

Category	Instruction	Condition (Device)	Processing Time (µs)							
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Basic instruction	CJ	—	3.500	10.100	3.500	10.100	3.500	10.100	1.900	10.100
	SCJ	—	3.500	10.100	3.500	10.100	3.500	10.100	1.900	10.100
	JMP	—	3.500	10.100	3.500	10.100	3.500	10.100	1.900	10.100
Application instruction	WAND $\textcircled{S}$ $\textcircled{D}$	When executed	0.360		0.240		0.180		0.120	
	WAND $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.480		0.320		0.240		0.160	
	DAND $\textcircled{S}$ $\textcircled{D}$	When executed	0.360		0.240		0.180		0.120	
	DAND $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.480		0.320		0.240		0.160	
	WOR $\textcircled{S}$ $\textcircled{D}$	When executed	0.360		0.240		0.180		0.120	
	WOR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.480		0.320		0.240		0.160	
	DOR $\textcircled{S}$ $\textcircled{D}$	When executed	0.360		0.240		0.180		0.120	
	DOR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.480		0.320		0.240		0.160	
	WXOR $\textcircled{S}$ $\textcircled{D}$	When executed	0.360		0.240		0.180		0.120	
	WXOR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.480		0.320		0.240		0.160	
	DXOR $\textcircled{S}$ $\textcircled{D}$	When executed	0.360		0.240		0.180		0.120	
	DXOR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.480		0.320		0.240		0.160	
	WXNR $\textcircled{S}$ $\textcircled{D}$	When executed	0.360		0.240		0.180		0.120	
	WXNR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.480		0.320		0.240		0.160	
	DXNR $\textcircled{S}$ $\textcircled{D}$	When executed	0.360		0.240		0.180		0.120	
	DXNR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.480		0.320		0.240		0.160	
	ROR $\textcircled{D}$ n	n = 1	2.250	10.800	2.250	10.800	2.250	10.800	2.300	7.800
		n = 15	2.250	10.800	2.350	10.800	2.350	10.800	2.400	7.800
	RCR $\textcircled{D}$ n	n = 1	2.250	10.800	2.250	10.800	2.250	10.800	2.300	3.900
		n = 15	2.250	10.800	2.250	10.800	2.250	10.800	2.400	4.100
	ROL $\textcircled{D}$ n	n = 1	2.250	10.800	2.350	10.800	2.350	10.800	2.500	4.600
		n = 15	2.250	10.800	2.350	10.800	2.350	10.800	2.400	4.600
	RCL $\textcircled{D}$ n	n = 1	2.250	11.500	2.300	11.500	2.300	11.500	2.400	7.500
		n = 15	2.250	11.500	2.300	11.500	2.300	11.500	2.500	7.500
	DROR $\textcircled{D}$ n	n = 1	2.350	11.500	2.350	11.500	2.350	11.500	2.400	10.300
		n = 31	2.350	11.500	2.350	11.500	2.350	11.500	2.500	10.300
	DRCR $\textcircled{D}$ n	n = 1	2.350	13.300	2.350	13.300	2.350	13.300	2.500	12.700
		n = 31	2.350	14.900	2.350	14.900	2.350	14.900	2.500	12.700
	DROL $\textcircled{D}$ n	n = 1	2.350	10.800	2.350	10.800	2.350	10.800	2.500	11.800
		n = 31	2.350	10.800	2.350	10.800	2.350	10.800	2.500	11.800
	DRCL $\textcircled{D}$ n	n = 1	2.350	13.300	2.350	13.300	2.350	13.300	2.500	5.100
		n = 31	2.350	13.300	2.350	13.300	2.350	13.300	2.500	5.100
	SFR $\textcircled{D}$ n	n = 1	2.350	9.900	2.350	9.900	2.350	9.900	2.400	6.100
		n = 15	2.350	9.900	2.350	9.900	2.350	9.900	2.300	5.700
	SFL $\textcircled{D}$ n	n = 1	2.350	9.850	2.350	9.850	2.350	9.850	2.400	4.300
		n = 15	2.350	9.850	2.350	9.850	2.350	9.850	2.400	4.300
	DSFR $\textcircled{D}$ n	n = 1	3.250	15.500	3.250	15.500	3.250	15.500	3.300	12.000
		n = 96	32.600	45.000	32.600	45.000	32.600	45.000	32.600	42.200
	DSFL $\textcircled{D}$ n	n = 1	3.200	15.500	3.200	15.500	3.200	15.500	3.300	8.200
		n = 96	32.600	45.100	32.600	45.100	32.600	45.100	32.600	37.700
	SUM	$\textcircled{S} = 0$	3.100	8.950	3.100	8.950	3.100	8.950	3.400	6.700
		$\textcircled{S} = \text{FFFF}_H$	3.000	8.850	3.000	8.850	3.000	8.850	3.500	6.700
SEG	When executed	2.100	7.700	2.100	7.700	2.100	7.700	2.100	5.900	
FOR	—	1.500	7.500	1.500	7.500	1.500	7.500	1.200	6.300	
CALL Pn	Internal file pointer	4.800	5.400	4.800	5.400	4.800	5.400	2.700	4.800	
	Common pointer	7.100	30.500	7.100	30.500	7.100	30.500	4.400	5.700	
CALL Pn $\textcircled{S1}$ to $\textcircled{S5}$	—	50.200	62.000	50.200	62.000	50.200	62.000	28.700	42.600	



**Remark**

For the instructions for which a leading edge instruction (□P) is not described, the processing time is the same as an ON execution instruction.

**Example** MOV P instruction, WAND P instruction etc.

(b) When using Q03UD(E)HCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU, and Q100UDEHCPU

Category	Instruction	Condition (Device)	Processing Time (μs)							
			Q03UD(E)CPU		Q04/Q06UD(E)H CPU		Q10/Q13/Q20/Q26UD(E)HCPU		Q50/Q100UDEH CPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Sequence instruction	LD LDI AND ANI OR ORI LDP LDF ANDP ANDF ORP ORF	When executed		0.020		0.0095		0.0095		0.0095
	LDPI LDFI	When executed		0.060		0.0285		0.0285		0.0285
	ANDPI ANDFI ORPI ORFI	When executed		0.080		0.038		0.038		0.038
	OUT	When not changed When changed		0.020		0.0095		0.0095		0.0095
	SET RST	When not executed		0.020		0.0095		0.0095		0.0095
Basic instruction	LD=	In conductive status In non-conductive status		0.060		0.0285		0.0285		0.0285
	AND=	When not executed When executed	In conductive status In non-conductive status		0.060		0.0285		0.0285	0.0285
	OR=	When not executed When executed	In conductive status In non-conductive status		0.060		0.0285		0.0285	0.0285
	LD<>	In conductive status In non-conductive status		0.060		0.0285		0.0285		0.0285
	AND<>	When not executed When executed	In conductive status In non-conductive status		0.060		0.0285		0.0285	0.0285
	OR<>	When not executed When executed	In conductive status In non-conductive status		0.060		0.0285		0.0285	0.0285
	LD>	In conductive status In non-conductive status		0.060		0.0285		0.0285		0.0285
	AND>	When not executed When executed	In conductive status In non-conductive status		0.060		0.0285		0.0285	0.0285

**A**

Appendix 1 OPERATION PROCESSING TIME  
Appendix 1.4 Operation Processing Time of Universal Model QCPU

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q03UD(E)CPU		Q04/Q06UD(E)H CPU		Q10/Q13/Q20/Q26UD(E)H CPU		Q50/Q100UDEH CPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	OR>	When not executed									
		When executed	In conductive status	0.060	0.0285	0.0285	0.0285			0.0285	
			In non-conductive status								
	LD<=	In conductive status	0.060	0.0285	0.0285	0.0285			0.0285		
		In non-conductive status									
	AND<=	When not executed									
		When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285		
			In non-conductive status								
	OR<=	When not executed									
		When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285		
			In non-conductive status								
	LD<	In conductive status	0.060	0.0285	0.0285	0.0285			0.0285		
		In non-conductive status									
	AND<	When not executed									
		When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285		
			In non-conductive status								
	OR<	When not executed									
		When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285		
			In non-conductive status								
	LD>=	In conductive status	0.060	0.0285	0.0285	0.0285			0.0285		
		In non-conductive status									
	AND>=	When not executed									
		When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285		
			In non-conductive status								
	OR>=	When not executed									
		When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285		
			In non-conductive status								
	LDD=	In conductive status	0.060	0.0285	0.0285	0.0285			0.0285		
In non-conductive status											
ANDD=	When not executed										
	When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285			
		In non-conductive status									
ORD=	When not executed										
	When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285			
		In non-conductive status									
LDD<>	In conductive status	0.060	0.0285	0.0285	0.0285			0.0285			
	In non-conductive status										
ANDD<>	When not executed										
	When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285			
		In non-conductive status									
ORD<>	When not executed										
	When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285			
		In non-conductive status									
LDD>	In conductive status	0.060	0.0285	0.0285	0.0285			0.0285			
	In non-conductive status										
ANDD>	When not executed										
	When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285			
		In non-conductive status									
ORD>	When not executed										
	When executed	In conductive status	0.060	0.0285	0.0285	0.0285		0.0285			
		In non-conductive status									
LDD<=	In conductive status	0.060	0.0285	0.0285	0.0285			0.0285			
	In non-conductive status										

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q03UD(E)CPU		Q04/Q06UD(E)H CPU		Q10/Q13/Q20/Q26UD(E)H CPU		Q50/Q100UDEH CPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Basic instruction	ANDD<=	When not executed		0.060	0.0285	0.0285	0.0285	0.0285	0.0285		
		When executed	In conductive status								
			In non-conductive status								
	ORD<=	When not executed		0.060	0.0285	0.0285	0.0285	0.0285	0.0285		
		When executed	In conductive status								
			In non-conductive status								
	LDD<	In conductive status		0.060	0.0285	0.0285	0.0285	0.0285	0.0285		
		In non-conductive status									
	ANDD<	When not executed		0.060	0.0285	0.0285	0.0285	0.0285	0.0285		
		When executed	In conductive status								
			In non-conductive status								
	ORD<	When not executed		0.060	0.0285	0.0285	0.0285	0.0285	0.0285		
		When executed	In conductive status								
			In non-conductive status								
	LDD>=	In conductive status		0.060	0.0285	0.0285	0.0285	0.0285	0.0285		
		In non-conductive status									
	ANDD>=	When not executed		0.060	0.0285	0.0285	0.0285	0.0285	0.0285		
		When executed	In conductive status								
			In non-conductive status								
	ORD>=	When not executed		0.060	0.0285	0.0285	0.0285	0.0285	0.0285		
		When executed	In conductive status								
			In non-conductive status								
		+ (S) (D)	When executed		0.060	0.0285	0.0285	0.0285	0.0285		
		+ (S1) (S2) (D)	When executed		0.080	0.038	0.038	0.038	0.038		
		- (S) (D)	When executed		0.060	0.0285	0.0285	0.0285	0.0285		
		- (S1) (S2) (D)	When executed		0.080	0.038	0.038	0.038	0.038		
		D + (S) (D)	When executed		0.060	0.0285	0.0285	0.0285	0.0285		
		D + (S1) (S2) (D)	When executed		0.080	0.038	0.038	0.038	0.038		
		D - (S) (D)	When executed		0.060	0.0285	0.0285	0.0285	0.0285		
		D - (S1) (S2) (D)	When executed		0.080	0.038	0.038	0.038	0.038		
		* (S1) (S2) (D)	When executed		0.120	0.057	0.057	0.057	0.057		
		/ (S1) (S2) (D)	When executed		0.220	0.110	0.110	0.110	0.110		
	D * (S1) (S2) (D)	When executed		0.200	0.095	0.095	0.095	0.095			
	D / (S1) (S2) (D)	When executed		0.340	0.170	0.170	0.170	0.170			
	B + (S) (D)	When executed		3.300	5.500	3.000	4.100	3.000	4.100		
	B + (S1) (S2) (D)	When executed		4.600	6.200	4.200	5.900	4.200	5.900		
	B - (S) (D)	When executed		3.300	4.400	2.900	3.800	2.900	3.800		
	B - (S1) (S2) (D)	When executed		4.600	6.300	4.200	4.600	4.200	4.600		
	B * (S1) (S2) (D)	When executed		4.000	4.800	3.400	4.800	3.400	4.800		
	B / (S1) (S2) (D)	When executed		4.200	5.700	3.700	5.200	3.700	5.200		
	E + (S) (D)	Single precision	(S) = 0, (D) = 0	0.120	0.057	0.057	0.057				
			(S) = 2 <sup>127</sup> , (D) = 2 <sup>127</sup>	0.120	0.057	0.057	0.057				
	E + (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	0.140	0.0665	0.0665	0.0665				
			(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	0.140	0.0665	0.0665	0.0665				
	E - (S) (D)	Single precision	(S) = 0, (D) = 0	0.120	0.057	0.057	0.057				
			(S) = 2 <sup>127</sup> , (D) = 2 <sup>127</sup>	0.120	0.057	0.057	0.057				
	E - (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	0.140	0.0665	0.0665	0.0665				
			(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	0.140	0.0665	0.0665	0.0665				

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q03UD(E)CPU		Q04/Q06UD(E)H CPU		Q10/Q13/Q20/Q26UD(E)H CPU		Q50/Q100UDEH CPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Basic instruction	E * (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	0.120		0.057		0.057		0.057	
			(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	0.120		0.057		0.057		0.057	
	E/ (S1) (S2) (D)	Single precision	(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	4.500	5.600	3.900	4.900	0.285		0.285	
	INC	When executed		0.040		0.019		0.019		0.019	
	DINC	When executed		0.040		0.019		0.019		0.019	
	DEC	When executed		0.040		0.019		0.019		0.019	
	DDEC	When executed		0.040		0.019		0.019		0.019	
	BCD	When executed		0.120		0.057		0.057		0.057	
	DBCD	When executed		0.200		0.095		0.095		0.095	
	BIN	When executed		0.060		0.0285		0.0285		0.0285	
	DBIN	When executed		0.060		0.0285		0.0285		0.0285	
	FLT	Single precision	(S) = 0	0.100		0.0475		0.0475		0.0475	
			(S) = 7FFF <sub>H</sub>	0.100		0.0475		0.0475		0.0475	
	DFLT	Single precision	(S) = 0	0.100		0.0475		0.0475		0.0475	
			(S) = 7FFFFFFF <sub>H</sub>	0.100		0.0475		0.0475		0.0475	
	INT	Single precision	(S) = 0	0.100		0.0475		0.0475		0.0475	
			(S) = 32766.5	0.100		0.0475		0.0475		0.0475	
	DINT	Single precision	(S) = 0	0.100		0.0475		0.0475		0.0475	
			(S) = 1234567890.3	0.100		0.0475		0.0475		0.0475	
	MOV	—		0.040		0.019		0.019		0.019	
	DMOV	—		0.040		0.019		0.019		0.019	
	EMOV	—		0.040		0.019		0.019		0.019	
	CML	—		0.040		0.019		0.019		0.019	
	DCML	—		0.040		0.019		0.019		0.019	
	BMOV	n = 1	SM237=OFF*1	6.300	8.200	5.400	7.000	5.400	7.000	5.400	7.000
			SM237=ON*1	8.200	10.600	3.900	5.100	3.900	5.100	3.900	5.100
		n = 96	SM237=OFF*1	7.100	8.800	5.900	7.600	5.900	7.600	5.900	7.600
			SM237=ON*1	9.300	11.900	4.400	5.700	4.400	5.700	4.400	5.700
	FMOV	n = 1	SM237=OFF*1	5.300	5.900	4.200	4.800	4.200	4.800	4.200	4.800
			SM237=ON*1	7.000	8.000	3.400	3.800	3.400	3.800	3.400	3.800
		n = 96	SM237=OFF*1	5.900	6.800	2.800	3.200	2.800	3.200	2.800	3.200
			SM237=ON*1	5.300	7.600	4.400	6.800	4.400	6.800	4.400	6.800
XCH	—		2.500	2.900	1.800	2.300	1.800	2.300	1.800	2.300	
DXCH	—		2.800	3.700	2.100	2.900	2.100	2.900	2.100	2.900	
DFMOV*2	n=1	SM237=OFF	2.600	3.750	2.250	3.150	2.250	3.150	2.250	3.150	
		SM237=ON	2.050	2.250	1.750	1.750	1.750	1.750	1.750	1.750	
	n=96	SM237=OFF	5.850	7.350	4.200	5.500	4.200	5.500	5.380	7.440	
		SM237=ON	5.300	6.000	3.650	4.150	3.650	4.150	4.700	5.500	
CJ	—		1.800	2.800	1.400	2.400	1.400	2.400	1.400	2.400	
SCJ	—		1.800	2.800	1.400	2.400	1.400	2.400	1.400	2.400	
JMP	—		1.800	2.800	1.100	2.400	1.100	2.400	1.100	2.400	

\*1: Can be used only for the Q03UDCPU, Q04UDHCPU and Q06UDHCPU whose first 5 digits of serial number is "10012" or later.

\*2: Can be used only for the Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q13UD(E)HCPU and Q26UD(E)HCPU whose first 5 digits of serial number is "10012" or later.

Category	Instruction	Condition (Device)	Processing Time ( $\mu$ s)							
			Q03UD(E)CPU		Q04/Q06UD(E)H CPU		Q10/Q13/Q20/Q26UD(E)HCPU		Q50/Q100UDEH CPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	WAND $\textcircled{S}$ $\textcircled{D}$	When executed	0.060		0.0285		0.0285		0.0285	
	WAND $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.080		0.038		0.038		0.038	
	DAND $\textcircled{S}$ $\textcircled{D}$	When executed	0.060		0.0285		0.0285		0.0285	
	DAND $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.080		0.038		0.038		0.038	
	WOR $\textcircled{S}$ $\textcircled{D}$	When executed	0.060		0.0285		0.0285		0.0285	
	WOR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.080		0.038		0.038		0.038	
	DOR $\textcircled{S}$ $\textcircled{D}$	When executed	0.060		0.0285		0.0285		0.0285	
	DOR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.080		0.038		0.038		0.038	
	WXOR $\textcircled{S}$ $\textcircled{D}$	When executed	0.060		0.0285		0.0285		0.0285	
	WXOR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.080		0.038		0.038		0.038	
	DXOR $\textcircled{S}$ $\textcircled{D}$	When executed	0.060		0.0285		0.0285		0.0285	
	DXOR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.080		0.038		0.038		0.038	
	WXNR $\textcircled{S}$ $\textcircled{D}$	When executed	0.060		0.0285		0.0285		0.0285	
	WXNR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.080		0.038		0.038		0.038	
	DXNR $\textcircled{S}$ $\textcircled{D}$	When executed	0.060		0.0285		0.0285		0.0285	
	DXNR $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$	When executed	0.080		0.038		0.038		0.038	
	ROR $\textcircled{D}$ n	n = 1	2.300	3.100	1.700	2.500	1.700	2.500	1.700	2.500
		n = 15	2.400	3.100	1.800	2.500	1.800	2.500	1.800	2.500
	RCR $\textcircled{D}$ n	n = 1	2.300	3.900	1.700	3.200	1.700	3.200	1.700	3.200
		n = 15	2.400	4.100	1.700	3.200	1.700	3.200	1.700	3.200
	ROL $\textcircled{D}$ n	n = 1	2.400	3.300	1.800	3.200	1.800	3.200	1.800	3.200
		n = 15	2.400	3.300	1.800	3.200	1.800	3.200	1.800	3.200
	RCL $\textcircled{D}$ n	n = 1	2.400	2.700	1.800	2.100	1.800	2.100	1.800	2.100
		n = 15	2.400	2.800	1.800	2.200	1.800	2.200	1.800	2.200
	DROR $\textcircled{D}$ n	n = 1	2.400	3.400	1.900	2.700	1.900	2.700	1.900	2.700
		n = 31	2.500	3.400	1.900	2.700	1.900	2.700	1.900	2.700
	DRCR $\textcircled{D}$ n	n = 1	2.500	4.800	1.900	4.200	1.900	4.200	1.900	4.200
		n = 31	2.500	4.900	1.900	4.200	1.900	4.200	1.900	4.200
	DROL $\textcircled{D}$ n	n = 1	2.500	3.900	1.800	3.200	1.800	3.200	1.800	3.200
		n = 31	2.500	3.900	1.800	3.300	1.800	3.300	1.800	3.300
	DRCL $\textcircled{D}$ n	n = 1	2.500	4.800	1.900	3.800	1.900	3.800	1.900	3.800
		n = 31	2.500	4.600	1.900	3.800	1.900	3.800	1.900	3.800
	SFR $\textcircled{D}$ n	n = 1	2.400	3.900	1.700	2.600	1.700	2.600	1.700	2.600
		n = 15	2.300	3.900	1.800	2.600	1.800	2.600	1.800	2.600
	SFL $\textcircled{D}$ n	n = 1	2.400	4.300	1.800	2.700	1.800	2.700	1.800	2.700
		n = 15	2.400	4.300	1.800	2.700	1.800	2.700	1.800	2.700
	DSFR $\textcircled{D}$ n	n = 1	2.700	4.800	2.200	4.300	2.200	4.300	2.200	4.300
		n = 96	32.600	35.900	23.900	26.100	23.900	26.100	23.900	26.100
	DSFL $\textcircled{D}$ n	n = 1	2.700	4.600	2.100	4.000	2.100	4.000	2.100	4.000
		n = 96	32.600	35.300	23.700	25.800	23.700	25.800	23.700	25.800
	SUM	$\textcircled{S}$ = 0	3.400	4.300	2.900	3.600	2.900	3.600	2.900	3.600
		$\textcircled{S}$ = FFFF <sub>H</sub>	3.500	4.200	2.900	3.600	2.900	3.600	2.900	3.600
SEG	When executed	2.100	2.800	1.500	2.100	1.500	2.100	1.500	2.100	
FOR	—	1.200	2.400	0.870	2.100	0.870	2.100	0.870	2.100	
CALL Pn	Internal file pointer	2.600	4.000	2.300	3.600	2.300	3.600	2.300	3.600	
	Common pointer	4.000	5.300	3.200	4.900	3.200	4.900	3.200	4.900	
CALL Pn $\textcircled{S1}$ to $\textcircled{S5}$	—	28.700	33.400	26.100	29.300	26.100	29.300	26.100	29.300	

**Remark**

For the instructions for which a leading edge instruction (□P) is not described, the processing time is the same as an ON execution instruction.

**Example** MOV instruction, WANDP instruction etc.

(2) Table of the time to be added when file register, extended data register, extended link register, and module access device are used

(a) When using Q00UCPU, Q00UCPU, Q01UCPU and Q02UCPU

Device name		Data	Device Specification Location	Processing Time (μs)			
				Q00UCPU	Q00UCPU	Q01UCPU	Q02UCPU
File register (R)	When standard RAM is used	Bit	Source	0.100	0.100	0.100	0.100
			Destination	0.220	0.220	0.220	0.220
		Word	Source	0.100	0.100	0.100	0.100
			Destination	0.100	0.100	0.100	0.100
		Double word	Source	0.200	0.200	0.200	0.200
			Destination	0.200	0.200	0.200	0.200
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit	Source	—	—	—	0.220
			Destination	—	—	—	0.420
		Word	Source	—	—	—	0.220
			Destination	—	—	—	0.180
		Double word	Source	—	—	—	0.440
			Destination	—	—	—	0.380
	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)	Bit	Source	—	—	—	0.160
			Destination	—	—	—	0.320
		Word	Source	—	—	—	0.160
			Destination	—	—	—	0.140
		Double word	Source	—	—	—	0.320
			Destination	—	—	—	0.300
File register (ZR)/ Extended data register (D)/ Extended link register (W)	When standard RAM is used	Bit	Source	0.220	0.180	0.160	0.140
			Destination	0.280	0.320	0.300	0.280
		Word	Source	0.220	0.180	0.160	0.140
			Destination	0.220	0.180	0.160	0.140
		Double word	Source	0.320	0.280	0.260	0.240
			Destination	0.320	0.280	0.260	0.240
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit	Source	—	—	—	0.260
			Destination	—	—	—	0.480
		Word	Source	—	—	—	0.260
			Destination	—	—	—	0.220
		Double word	Source	—	—	—	0.480
			Destination	—	—	—	0.420
	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)	Bit	Source	—	—	—	0.200
			Destination	—	—	—	0.380
		Word	Source	—	—	—	0.200
			Destination	—	—	—	0.180
		Double word	Source	—	—	—	0.360
			Destination	—	—	—	0.340
Module access device (Multiple CPU high speed transmission area) (U3En\G10000)	Bit	Source	—	—	—	—	
		Destination	—	—	—	—	
	Word	Source	—	—	—	—	
		Destination	—	—	—	—	
	Double word	Source	—	—	—	—	
		Destination	—	—	—	—	

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UDE(H)CPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

Device name		Data	Device Specification Location	Processing Time (μs)			
				Q03UD(E) CPU	Q04/Q06UD(E)H CPU	Q10/Q13/Q20/Q26UD(E)HCPU	Q50/Q100UDEH CPU
File register (R)	When standard RAM is used	Bit	Source	0.100	0.048	0.048	0.048
			Destination	0.100	0.038	0.038	0.038
		Word	Source	0.100	0.048	0.048	0.048
			Destination	0.100	0.038	0.038	0.038
		Double word	Source	0.200	0.095	0.095	0.095
			Destination	0.200	0.086	0.086	0.086
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit	Source	0.220	0.200	0.200	0.200
			Destination	0.180	0.162	0.162	0.162
		Word	Source	0.220	0.200	0.200	0.200
			Destination	0.180	0.162	0.162	0.162
		Double word	Source	0.440	0.399	0.399	0.399
			Destination	0.380	0.361	0.361	0.361
	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)	Bit	Source	0.160	0.152	0.152	0.152
			Destination	0.140	0.133	0.133	0.133
		Word	Source	0.160	0.152	0.152	0.152
			Destination	0.140	0.133	0.133	0.133
		Double word	Source	0.320	0.304	0.304	0.304
			Destination	0.300	0.295	0.295	0.295
File register (ZR) Extended data register (D) Extended link register (W)	When standard RAM is used	Bit	Source	0.120	0.057	0.057	0.057
			Destination	0.120	0.048	0.048	0.048
		Word	Source	0.120	0.057	0.057	0.057
			Destination	0.120	0.048	0.048	0.048
		Double word	Source	0.220	0.105	0.105	0.105
			Destination	0.220	0.095	0.095	0.095
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit	Source	0.240	0.209	0.209	0.209
			Destination	0.200	0.171	0.171	0.171
		Word	Source	0.240	0.209	0.209	0.209
			Destination	0.200	0.171	0.171	0.171
		Double word	Source	0.460	0.409	0.409	0.409
			Destination	0.400	0.371	0.371	0.371
	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)	Bit	Source	0.180	0.162	0.162	0.162
			Destination	0.160	0.143	0.143	0.143
		Word	Source	0.180	0.162	0.162	0.162
			Destination	0.160	0.143	0.143	0.143
		Double word	Source	0.340	0.314	0.314	0.314
			Destination	0.320	0.304	0.304	0.304
Module access device (Multiple CPU high speed transmission area) (U3En/G10000)	Bit	Source	0.220	0.181	0.181	0.181	
		Destination	0.140	0.105	0.105	0.105	
	Word	Source	0.220	0.181	0.181	0.181	
		Destination	0.140	0.105	0.105	0.105	
	Double word	Source	0.500	0.437	0.437	0.437	
		Destination	0.340	0.285	0.285	0.285	

A

Appendix 1 OPERATION PROCESSING TIME  
Appendix 1.4 Operation Processing Time of Universal Model QCPU

(3) Table of the time to be added when F/T(ST)/C device is used in OUT/SET/RST instruction

(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

Instruction name	Device name	Condition	Processing Time (μs)				
			Q00UJCPU	Q00UCPU	Q01UCPU	Q02UCPU	
OUT	F	When not executed		2.900	2.900	2.900	2.100
		When executed	When displayed	116.000	116.000	116.000	68.800
			Display completed	116.000	116.000	116.000	61.600
	T(ST), C	When not executed		0.360	0.240	0.180	0.120
		When executed	After time up	0.360	0.240	0.180	0.120
			When added	0.360	0.240	0.180	0.120
SET	F	When not executed		0.120	0.080	0.006	0.004
		When executed	When displayed	116.000	116.000	116.000	68.600
			Display completed	116.000	116.000	116.000	65.700
RST	F	When not executed		0.120	0.080	0.006	0.004
		When executed	When displayed	55.800	55.800	55.800	26.500
			Display completed	29.200	29.200	29.200	21.600
	T(ST), C	When not executed		0.360	0.240	0.180	0.120
		When executed		0.360	0.240	0.180	0.120

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

Instruction name	Device name	Condition	Processing Time (μs)				
			Q03UD(E) CPU	Q04/Q06UD(E)H CPU	Q10/Q13/Q20/Q26UD(E)HCPU	Q50/Q100UDEH CPU	
OUT	F	When not executed		1.940	1.570	1.570	1.570
		When executed	When displayed	39.930	38.090	38.090	38.090
			Display completed	39.750	37.980	37.980	37.980
	T(ST), C	When not executed		0.060	0.030	0.030	0.030
		When executed	After time up	0.060	0.030	0.030	0.030
SET	F	When not executed		0.000	0.000	0.000	0.000
		When executed	When displayed	42.900	40.600	40.600	40.600
			Display completed	39.270	37.900	37.900	37.900
RST	F	When not executed		0.000	0.000	0.000	0.000
		When executed	When displayed	45.260	36.600	36.600	36.600
			Display completed	19.020	16.190	16.190	16.190
	T(ST), C	When not executed		0.060	0.030	0.030	0.030
		When executed		0.060	0.030	0.030	0.030



## Appendix 1.4.2 Processing time of instructions other than subset instruction

The following table shows the processing time of instructions other than subset instructions.

### Point

- The processing time shown in "(1) Table of the processing time of instructions other than subset instructions" applies when the device used in an instruction does not meet the device condition for subset processing (For device condition that does not trigger subset processing, refer to Page 102, Section 3.5.1).  
For instructions not shown in the following table, refer to "(1) Subset instruction processing time table" in Page 746, Appendix 1.4.1(1).
- When using a file register (R, ZR), extended data register (D), extended link register (W), module access device (UnG□ and U3En\G0 to G4095), and link direct device (Jn\□), add the processing time shown in (2) to that of the instruction.
- Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.

#### (1) Table of the processing time of instructions other than subset instructions

##### (a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

Category	Instruction	Condition (Device)	Processing Time (μs)							
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Sequence instruction	ANB ORB MPS MRD MPP	—		0.120		0.080		0.060		0.040
	INV	When not executed When executed		0.120		0.080		0.060		0.040
	MEP MEF	When not executed When executed		0.120		0.080		0.060		0.040
	EGP EGF	When not executed When executed		0.120		0.080		0.060		0.040
	PLS	—	1.800	1.900	1.800	1.900	1.800	1.900	1.300	1.600
	PLF	—	1.800	1.900	1.800	1.900	1.800	1.900	1.600	1.700
	FF	When not executed When executed		0.240 1.700		0.160 1.800		0.120 1.700		0.080 1.500
	DELTA	When not executed When executed		0.240 4.000		0.160 14.700		0.120 14.700		0.080 3.600
	SFT	When not executed When executed		0.240 1.800		0.160 12.600		0.120 12.600		0.800 6.600
	MC	—		0.240		0.160		0.120		0.080
	MCR	—		0.120		0.080		0.060		0.040
	FEND	Error check performed	250.000	250.000	250.000	250.000	250.000	250.000	175.000	252.000
	END	No error check performed	250.000	250.000	250.000	250.000	250.000	250.000	175.000	221.000
	NOP NOPLF PAGE	—		0.120		0.080		0.060		0.040

A

Appendix 10 OPERATION PROCESSING TIME  
Appendix 1.4 Operation Processing Time of Universal Model QCPU

Category	Instruction	Condition (Device)		Processing Time (µs)									
				Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU			
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Basic instruction	LDE=	Single precision	In conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	10.100	
			In non-conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	10.100	
	ANDE=	Single precision	When not executed		0.360		0.240		0.180		0.120		
			When executed	In conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.200	12.500
				In non-conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.400	11.900
	ORE=	Single precision	When not executed		0.360		0.240		0.180		0.120		
			When executed	In conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.600	10.800
				In non-conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.500	9.800
	LDE< >	Single precision	In conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	7.700	
			In non-conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.600	8.200	
	ANDE< >	Single precision	When not executed		0.360		0.240		0.180		0.120		
			When executed	In conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.300	14.200
				In non-conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.400	14.200
	ORE< >	Single precision	When not executed		0.360		0.240		0.180		0.120		
			When executed	In conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.600	6.700
				In non-conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.400	6.600
	LDE>	Single precision	In conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	13.700	
			In non-conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.600	13.700	
	ANDE>	Single precision	When not executed		0.360		0.240		0.180		0.120		
			When executed	In conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.300	8.100
				In non-conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.200	8.100
	ORE>	Single precision	When not executed		0.360		0.240		0.180		0.120		
			When executed	In conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.600	8.500
				In non-conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.400	8.100
	LDE<=	Single precision	In conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	11.100	
			In non-conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	9.600	
	ANDE<=	Single precision	When not executed		0.360		0.240		0.180		0.120		
			When executed	In conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.100	7.800
				In non-conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.400	8.200
	ORE<=	Single precision	When not executed		0.360		0.240		0.180		0.120		
			When executed	In conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.500	10.300
				In non-conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.400	9.800
LDE<	Single precision	In conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	11.500		
		In non-conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	10.900		
ANDE<	Single precision	When not executed		0.360		0.240		0.180		0.120			
		When executed	In conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.300	9.200	
			In non-conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.400	9.400	
ORE<	Single precision	When not executed		0.360		0.240		0.180		0.120			
		When executed	In conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.600	10.400	
			In non-conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.400	9.800	
LDE>=	Single precision	In conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	12.200		
		In non-conductive status		4.400	20.900	4.400	20.900	4.400	20.900	4.700	11.800		
ANDE>=	Single precision	When not executed		0.360		0.240		0.180		0.120			
		When executed	In conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.100	6.700	
			In non-conductive status		4.200	19.600	4.200	19.600	4.200	19.600	4.400	7.000	
ORE>=	Single precision	When not executed		0.360		0.240		0.180		0.120			
		When executed	In conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.600	14.000	
			In non-conductive status		4.200	17.400	4.200	17.400	4.200	17.400	4.500	14.300	
LDED=	Double precision	In conductive status		4.700	37.400	4.700	37.400	4.700	37.400	4.200	21.000		
		In non-conductive status		4.700	37.400	4.700	37.400	4.700	37.400	5.100	21.900		
ANDED=	Double precision	When not executed		0.360		0.240		0.180		0.120			
		When executed	In conductive status		4.500	34.700	4.500	34.700	4.500	34.700	3.800	17.800	
			In non-conductive status		4.500	34.700	4.500	34.700	4.500	34.700	4.100	18.100	

Category	Instruction	Condition (Device)		Processing Time (µs)								
				Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	ORED=	Double precision	When not executed		0.360		0.240		0.180		0.120	
			When executed	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.100	23.800
				In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.900	25.500
	LDED<>	Double precision	In conductive status		4.700	37.400	4.700	37.400	4.700	37.400	5.100	23.500
			In non-conductive status		4.700	37.400	4.700	37.400	4.700	37.400	4.200	22.600
	ANDED<>	Double precision	When not executed		0.360		0.240		0.180		0.120	
			When executed	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	18.800
				In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	18.700
	ORED<>	Double precision	When not executed		0.360		0.240		0.180		0.120	
			When executed	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.200
				In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.100	23.400
	LDED>	Double precision	In conductive status		4.700	37.400	4.700	37.400	4.700	37.400	5.100	25.100
			In non-conductive status		4.700	37.400	4.700	37.400	4.700	37.400	4.200	23.400
	ANDED>	Double precision	When not executed		0.360		0.240		0.180		0.120	
			When executed	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	19.500
				In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	19.700
	ORED>	Double precision	When not executed		0.360		0.240		0.180		0.120	
			When executed	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	24.200
				In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.900	25.800
	LDED<=	Double precision	In conductive status		4.700	37.400	4.700	37.400	4.700	37.400	4.200	22.500
			In non-conductive status		4.700	37.400	4.700	37.400	4.700	37.400	4.200	13.500
	ANDED<=	Double precision	When not executed		0.360		0.240		0.180		0.120	
			When executed	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	19.600
				In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	19.700
	ORED<=	Double precision	When not executed		0.360		0.240		0.180		0.120	
			When executed	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	26.300
				In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.200
	LDED<	Double precision	In conductive status		4.700	37.400	4.700	37.400	4.700	37.400	5.100	25.000
			In non-conductive status		4.700	37.400	4.700	37.400	4.700	37.400	4.200	24.100
	ANDED<	Double precision	When not executed		0.360		0.240		0.180		0.120	
			When executed	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.000	19.400
				In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	19.700
ORED<	Double precision	When not executed		0.360		0.240		0.180		0.120		
		When executed	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.100	
			In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.100	
LDED>=	Double precision	In conductive status		4.700	37.400	4.700	37.400	4.700	37.400	4.200	13.100	
		In non-conductive status		4.700	37.400	4.700	37.400	4.700	37.400	4.300	13.100	
ANDED>=	Double precision	When not executed		0.360		0.240		0.180		0.120		
		When executed	In conductive status	4.500	34.700	4.500	34.700	4.500	34.700	3.900	19.500	
			In non-conductive status	4.500	34.700	4.500	34.700	4.500	34.700	4.100	19.800	
ORED>=	Double precision	When not executed		0.360		0.240		0.180		0.120		
		When executed	In conductive status	4.700	33.200	4.700	33.200	4.700	33.200	5.000	25.100	
			In non-conductive status	4.700	33.200	4.700	33.200	4.700	33.200	4.200	18.500	
LD\$=	In conductive status		8.300	38.500	8.300	38.500	8.300	38.500	5.500	14.900		
	In non-conductive status		8.300	38.500	8.300	38.500	8.300	38.500	5.500	15.600		
AND\$=	When not executed		0.360		0.240		0.180		0.120			
	When executed	In conductive status	7.200	37.300	7.200	37.300	7.200	37.300	5.200	13.800		
		In non-conductive status	7.200	37.300	7.200	37.300	7.200	37.300	5.300	14.500		
OR\$=	When not executed		0.360		0.240		0.180		0.120			
	When executed	In conductive status	7.500	36.600	7.500	36.600	7.500	36.600	5.500	14.900		
		In non-conductive status	7.500	36.600	7.500	36.600	7.500	36.600	5.300	14.600		

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	LD\$< >	In conductive status	8.300	39.300	8.300	39.300	8.300	39.300	5.600	15.200	
		In non-conductive status	8.300	39.300	8.300	39.300	8.300	39.300	5.600	15.400	
	AND\$< >	When not executed	0.360		0.240		0.180		0.120		
		When executed	In conductive status	8.000	38.200	8.000	38.200	8.000	38.200	4.300	21.500
			In non-conductive status	8.000	38.200	8.000	38.200	8.000	38.200	4.500	23.400
	OR\$< >	When not executed	0.360		0.240		0.180		0.120		
		When executed	In conductive status	8.300	37.300	8.300	37.300	8.300	37.300	5.400	17.700
			In non-conductive status	8.300	37.300	8.300	37.300	8.300	37.300	5.300	19.400
	LD\$>	In conductive status	8.300	41.600	8.300	41.600	8.300	41.600	6.400	19.200	
		In non-conductive status	8.300	41.600	8.300	41.600	8.300	41.600	5.600	20.100	
	AND\$>	When not executed	0.360		0.240		0.180		0.120		
		When executed	In conductive status	8.000	38.100	8.000	38.100	8.000	38.100	4.500	15.400
			In non-conductive status	8.000	38.100	8.000	38.100	8.000	38.100	4.600	15.300
	OR\$>	When not executed	0.360		0.240		0.180		0.120		
		When executed	In conductive status	8.200	35.700	8.200	35.700	8.200	35.700	5.400	20.000
			In non-conductive status	8.200	35.700	8.200	35.700	8.200	35.700	5.400	22.100
	LD\$<=	In conductive status	8.300	39.200	8.300	39.200	8.300	39.200	5.800	12.800	
		In non-conductive status	8.300	39.200	8.300	39.200	8.300	39.200	6.300	13.900	
	AND\$<=	When not executed	0.360		0.240		0.180		0.120		
		When executed	In conductive status	7.100	36.500	7.100	36.500	7.100	36.500	6.000	16.000
			In non-conductive status	7.100	36.500	7.100	36.500	7.100	36.500	6.100	16.200
	OR\$<=	When not executed	0.360		0.240		0.180		0.120		
		When executed	In conductive status	7.400	35.600	7.400	35.600	7.400	35.600	4.700	14.600
			In non-conductive status	7.400	35.600	7.400	35.600	7.400	35.600	4.600	14.400
	LD\$<	In conductive status	7.400	40.000	7.400	40.000	7.400	40.000	4.800	17.000	
		In non-conductive status	7.400	40.000	7.400	40.000	7.400	40.000	5.500	18.000	
	AND\$<	When not executed	0.360		0.240		0.180		0.120		
		When executed	In conductive status	8.000	37.300	8.000	37.300	8.000	37.300	5.900	13.400
			In non-conductive status	8.000	37.300	8.000	37.300	8.000	37.300	6.200	14.500
	OR\$<	When not executed	0.360		0.240		0.180		0.120		
		When executed	In conductive status	8.300	35.600	8.300	35.600	8.300	35.600	6.200	18.700
			In non-conductive status	8.300	35.600	8.300	35.600	8.300	35.600	5.400	19.700
LD\$>=	In conductive status	7.400	38.300	7.400	38.300	7.400	38.300	4.800	10.000		
	In non-conductive status	7.400	38.300	7.400	38.300	7.400	38.300	5.500	11.200		
AND\$>=	When not executed	0.360		0.240		0.180		0.120			
	When executed	In conductive status	7.200	37.300	7.200	37.300	7.200	37.300	4.400	21.600	
		In non-conductive status	7.200	37.300	7.200	37.300	7.200	37.300	4.500	21.800	
OR\$>=	When not executed	0.360		0.240		0.180		0.120			
	When executed	In conductive status	8.200	36.400	8.200	36.400	8.200	36.400	5.400	15.400	
		In non-conductive status	8.200	36.400	8.200	36.400	8.200	36.400	5.300	15.300	

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q00UCPU		Q00UCPU		Q01UCPU		Q02UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	BKCMP = S1 S2 D n	n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	22.600	
		n = 96	64.500	85.500	64.500	85.500	64.500	85.500	57.400	72.500	
	BKCMP <> S1 S2 D n	n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	22.500	
		n = 96	66.600	87.500	66.600	87.500	66.600	87.500	59.500	74.500	
	BKCMP > S1 S2 D n	n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	23.100	
		n = 96	66.600	87.500	66.600	87.500	66.600	87.500	59.500	74.400	
	BKCMP <= S1 S2 D n	n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	22.500	
		n = 96	64.500	85.500	64.500	85.500	64.500	85.500	57.400	72.400	
	BKCMP < S1 S2 D n	n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.300	23.000	
		n = 96	66.600	87.500	66.600	87.500	66.600	87.500	59.500	74.500	
	BKCMP >= S1 S2 D n	n = 1	15.300	36.100	15.300	36.100	15.300	36.100	8.200	22.500	
		n = 96	64.500	85.500	64.500	85.500	64.500	85.500	57.400	72.400	
	DBKCMPI = S1 S2 D n	n = 1	15.800	36.300	15.800	36.300	15.800	36.300	9.350	29.000	
		n = 96	64.900	85.700	64.900	85.700	64.900	85.700	60.700	78.400	
	DBKCMPI <> S1 S2 D n	n = 1	15.700	36.300	15.700	36.300	15.700	36.300	9.350	28.900	
		n = 96	67.000	87.700	67.000	87.700	67.000	87.700	62.500	80.300	
	DBKCMPI > S1 S2 D n	n = 1	15.800	36.300	15.800	36.300	15.800	36.300	9.350	29.000	
		n = 96	67.000	87.700	67.000	87.700	67.000	87.700	62.600	80.300	
	DBKCMPI <= S1 S2 D n	n = 1	15.700	36.300	15.700	36.300	15.700	36.300	9.350	29.000	
		n = 96	64.800	85.700	64.800	85.700	64.800	85.700	60.800	78.400	
	DBKCMPI < S1 S2 D n	n = 1	15.800	36.300	15.800	36.300	15.800	36.300	9.350	29.000	
		n = 96	67.000	87.700	67.000	87.700	67.000	87.700	62.700	80.400	
	DBKCMPI >= S1 S2 D n	n = 1	15.700	36.300	15.700	36.300	15.700	36.300	9.300	29.000	
		n = 96	64.800	85.700	64.800	85.700	64.800	85.700	60.700	78.400	
	DB + S D	When executed	5.750	13.300	5.750	13.300	5.750	13.300	4.900	7.500	
	DB + S1 S2 D	When executed	5.650	13.200	5.650	13.200	5.650	13.200	5.200	11.000	
	DB - S D	When executed	5.750	12.700	5.750	12.700	5.750	12.700	4.900	10.200	
	DB - S1 S2 D	When executed	5.650	12.600	5.650	12.600	5.650	12.600	5.200	8.600	
	DB * S1 S2 D	When executed	8.750	40.200	8.750	40.200	8.750	40.200	8.300	22.200	
	DB / S1 S2 D	When executed	5.750	21.500	5.750	21.500	5.750	21.500	6.100	19.200	
	EDI + S D	Double precision	S = 0, D = 0	4.500	26.700	4.500	26.700	4.500	26.700	4.800	16.800
			S = 2 <sup>1023</sup> , D = 2 <sup>1023</sup>	5.800	32.900	5.800	32.900	5.800	32.900	4.800	16.800
	EDI + S1 S2 D	Double precision	S1 = 0, S2 = 0	5.450	35.400	5.450	35.400	5.450	35.400	7.100	20.100
			S1 = 2 <sup>1023</sup> , S2 = 2 <sup>1023</sup>	6.750	41.400	6.750	41.400	6.750	41.400	7.100	20.100
	EDI - S D	Double precision	S = 0, D = 0	5.200	25.900	5.200	25.900	5.200	25.900	5.000	17.300
			S = 2 <sup>1023</sup> , D = 2 <sup>1023</sup>	6.000	27.700	6.000	27.700	6.000	27.700	5.000	17.300
	EDI - S1 S2 D	Double precision	S1 = 0, S2 = 0	5.550	32.900	5.550	32.900	5.550	32.900	6.000	16.300
			S1 = 2 <sup>1023</sup> , S2 = 2 <sup>1023</sup>	5.750	33.900	5.750	33.900	5.750	33.900	6.000	16.300
	EDI * S1 S2 D	Double precision	S1 = 0, S2 = 0	5.550	34.400	5.550	34.400	5.550	34.400	10.500	22.300
			S1 = 2 <sup>1023</sup> , S2 = 2 <sup>1023</sup>	5.950	39.100	5.950	39.100	5.950	39.100	10.500	22.300
EDI / S1 S2 D	Double precision	S1 = 2 <sup>1023</sup> , S2 = 2 <sup>1023</sup>	8.050	44.200	8.050	44.200	8.050	44.200	7.500	27.200	
BK + S1 S2 D n	n = 1	13.500	28.500	13.500	28.500	13.500	28.500	12.100	19.700		
	n = 96	63.100	78.200	63.100	78.200	63.100	78.200	61.700	69.300		
BK - S1 S2 D n	n = 1	13.500	28.500	13.500	28.500	13.500	28.500	12.100	20.600		
	n = 96	63.100	78.200	63.100	78.200	63.100	78.200	61.700	70.200		
DBK + S1 S2 D n	n = 1	10.100	24.200	10.100	24.200	10.100	24.200	7.050	19.200		
	n = 96	59.800	73.900	59.800	73.900	59.800	73.900	59.400	68.900		
DBK - S1 S2 D n	n = 1	10.100	24.200	10.100	24.200	10.100	24.200	7.050	19.900		
	n = 96	59.800	73.900	59.800	73.900	59.800	73.900	59.400	69.600		

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Basic instruction	\$ + Ⓢ Ⓣ	—		15.400	64.300	15.400	64.300	15.400	64.300	14.400	34.000
	\$ + Ⓢ <sup>1</sup> Ⓢ <sup>2</sup> Ⓣ	—		19.700	71.000	19.700	71.000	19.700	71.000	9.200	22.900
	FLTD	Double precision	Ⓢ = 0	3.100	19.600	3.100	19.600	3.100	19.600	4.000	8.900
			Ⓢ = 7FFF <sub>H</sub>	3.350	19.900	3.350	19.900	3.350	19.900	3.400	9.000
	DFLTD	Double precision	Ⓢ = 0	3.200	20.400	3.200	20.400	3.200	20.400	4.100	10.800
			Ⓢ = 7FFFFFFF <sub>H</sub>	3.450	20.500	3.450	20.500	3.450	20.500	3.600	10.800
	INTD	Double precision	Ⓢ = 0	3.200	22.900	3.200	22.900	3.200	22.900	3.500	9.300
			Ⓢ = 32766.5	4.100	34.300	4.100	34.300	4.100	34.300	5.100	19.500
	DINTD	Double precision	Ⓢ = 0	3.200	23.000	3.200	23.000	3.200	23.000	2.600	6.800
			Ⓢ = 1234567890.3	4.050	33.500	4.050	33.500	4.050	33.500	3.400	11.700
	DBL	When executed		3.300	5.900	3.300	5.900	3.300	5.900	2.700	3.800
	WORD	When executed		3.000	7.250	3.000	7.250	3.000	7.250	2.900	7.000
	GRY	When executed		3.350	7.500	3.350	7.500	3.350	7.500	2.700	6.100
	DGRY	When executed		3.000	7.200	3.000	7.200	3.000	7.200	2.900	4.600
	GBIN	When executed		4.600	9.700	4.600	9.700	4.600	9.700	4.000	8.200
	DGBIN	When executed		5.550	10.700	5.550	10.700	5.550	10.700	5.500	8.000
	NEG	When executed		3.300	6.850	3.300	6.850	3.300	6.850	2.400	4.100
	DNEG	When executed		3.050	5.700	3.050	5.700	3.050	5.700	2.500	4.300
	ENEG	Floating point = 0		3.100	7.350	3.100	7.350	3.100	7.350	2.500	3.400
		Floating point = -1.0		3.350	11.700	3.350	11.700	3.350	11.700	2.700	4.500
	EDNEG	Floating point = 0		3.000	21.200	3.000	21.200	3.000	21.200	2.200	3.500
		Floating point = -1.0		3.100	22.900	3.100	22.900	3.100	22.900	2.400	3.500
	BKBCD Ⓢ Ⓣ n	n = 1		8.700	27.600	8.700	27.600	8.700	27.600	9.700	22.000
		n = 96		84.200	104.000	84.200	104.000	84.200	104.000	74.200	86.500
	BKBIN Ⓢ Ⓣ n	n = 1		8.450	28.100	8.450	28.100	8.450	28.100	8.900	16.300
		n = 96		56.100	75.800	56.100	75.800	56.100	75.800	58.500	65.100
	ECON	—		3.100	21.300	3.100	21.300	3.100	21.300	4.300	6.800
	EDCON	—		5.050	24.000	5.050	24.000	5.050	24.000	2.800	5.400
	EDMOV	—		2.900	22.900	2.900	22.900	2.900	22.900	3.200	7.800
	\$MOV	Character string to be transferred = 0		6.250	30.100	6.250	30.100	6.250	30.100	4.500	13.900
		Character string to be transferred = 32		15.500	39.300	15.500	39.300	15.500	39.300	15.400	17.500
	BXCH Ⓣ <sup>1</sup> Ⓣ <sup>2</sup> n	n = 1		8.400	20.900	8.400	20.900	8.400	20.900	8.700	15.200
		n = 96		67.100	79.900	67.100	79.900	67.100	79.900	67.200	74.000
	SWAP	—		3.300	3.550	3.300	3.550	3.300	3.550	2.400	2.700
	GOEND	—			0.550		0.550		0.550		0.500
	DI	—		2.800	8.400	2.800	8.400	2.800	8.400	1.800	2.200
	EI	—		4.300	12.300	4.300	12.300	4.300	12.300	3.100	3.800
	IMASK	—		12.900	40.600	12.900	40.600	12.900	40.600	9.800	25.000
	IRET	—			1.000		1.000		1.000		1.000
	RFS X n	n = 1		7.500	26.500	7.500	26.500	7.500	26.500	4.300	16.100
n = 96		11.400	30.400	11.400	30.400	11.400	30.400	11.400	23.700		
RFS Y n	n = 1		7.300	26.300	7.300	26.300	7.300	26.300	3.800	10.000	
	n = 96		10.900	29.900	10.900	29.900	10.900	29.900	8.500	15.200	
UDCNT1	—		1.500	7.100	1.500	7.100	1.500	7.100	1.000	2.000	
UDCNT2	—		1.500	6.300	1.500	6.300	1.500	6.300	1.000	4.000	
TTMR	—		5.300	20.900	5.300	20.900	5.300	20.900	3.900	6.100	
STMTR	—		8.900	49.800	8.900	49.800	8.900	49.800	7.200	30.000	
ROTC	—		52.300	52.600	52.300	52.600	52.300	52.600	15.200	16.100	
RAMP	—		7.400	30.900	7.400	30.900	7.400	30.900	5.900	18.300	
SPD	—		1.500	6.300	1.500	6.300	1.500	6.300	1.000	2.800	

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q00UCPU		Q01UCPU		Q02UCPU		Q03UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	PLSY	—	6.400	7.100	6.400	7.100	6.400	7.100	3.500	4.700	
	PWM	—	3.900	4.600	3.900	4.600	3.900	4.600	3.400	3.400	
	MTR	—	10.100	61.400	10.100	61.400	10.100	61.400	20.500	28.400	
Application instruction	BKAND $\text{\textcircled{S}}_1 \text{\textcircled{S}}_2 \text{\textcircled{D}}_n$	n = 1	13.600	28.500	13.600	28.500	13.600	28.500	12.100	20.100	
		n = 96	63.200	78.200	63.200	78.200	63.200	78.200	57.400	63.200	
	BKOR $\text{\textcircled{S}}_1 \text{\textcircled{S}}_2 \text{\textcircled{D}}_n$	n = 1	13.500	28.500	13.500	28.500	13.500	28.500	7.700	13.200	
		n = 96	63.100	78.200	63.100	78.200	63.100	78.200	57.400	62.800	
	BKXOR $\text{\textcircled{S}}_1 \text{\textcircled{S}}_2 \text{\textcircled{D}}_n$	n = 1	13.600	28.300	13.600	28.300	13.600	28.300	7.800	13.200	
		n = 96	63.100	78.000	63.100	78.000	63.100	78.000	57.300	62.800	
	BKXNR $\text{\textcircled{S}}_1 \text{\textcircled{S}}_2 \text{\textcircled{D}}_n$	n = 1	13.500	28.300	13.500	28.300	13.500	28.300	7.800	14.100	
		n = 96	63.100	78.000	63.100	78.000	63.100	78.000	57.400	62.900	
	BSFR $\text{\textcircled{D}}_n$	n = 1	5.050	21.100	5.050	21.100	5.050	21.100	3.700	6.300	
		n = 96	9.000	34.800	9.000	34.800	9.000	34.800	10.200	12.800	
	BSFL $\text{\textcircled{D}}_n$	n = 1	4.800	19.100	4.800	19.100	4.800	19.100	4.500	8.900	
		n = 96	8.550	34.300	8.550	34.300	8.550	34.300	10.100	14.300	
	SFTBR $\text{\textcircled{D}}_n$ n1 n2	n1 = 16 / n2 = 1	10.300	46.500	10.300	46.500	10.300	46.500	8.800	43.400	
		n1 = 16 / n2 = 15	10.300	46.400	10.300	46.400	10.300	46.400	8.750	43.400	
	SFTBL $\text{\textcircled{D}}_n$ n1 n2	n1 = 16 / n2 = 1	10.500	49.800	10.500	49.800	10.500	49.800	8.050	45.100	
		n1 = 16 / n2 = 15	10.500	49.800	10.500	49.800	10.500	49.800	8.050	45.100	
	SFTWR $\text{\textcircled{D}}_n$ n1 n2	n1 = 16 / n2 = 1	7.950	24.000	7.950	24.000	7.950	24.000	6.500	22.800	
		n1 = 16 / n2 = 15	7.950	24.100	7.950	24.100	7.950	24.100	6.500	22.800	
	SFTWL $\text{\textcircled{D}}_n$ n1 n2	n1 = 16 / n2 = 1	8.700	23.600	8.700	23.600	8.700	23.600	7.350	23.600	
		n1 = 16 / n2 = 15	8.650	23.700	8.650	23.700	8.650	23.700	7.300	23.700	
	BSET $\text{\textcircled{D}}_n$	n = 1	4.550	4.750	4.550	4.750	4.550	4.750	3.000	3.400	
		n = 15	4.550	4.750	4.550	4.750	4.550	4.750	3.000	3.500	
	BRST $\text{\textcircled{D}}_n$	n = 1	4.600	4.750	4.600	4.750	4.600	4.750	3.000	3.400	
		n = 15	4.600	4.750	4.600	4.750	4.600	4.750	3.000	3.400	
	TEST	When executed	7.250	13.200	7.250	13.200	7.250	13.200	4.400	6.900	
	DTEST	When executed	6.950	12.900	6.950	12.900	6.950	12.900	4.500	7.000	
	BKRST $\text{\textcircled{D}}_n$	n = 1	7.350	11.600	7.350	11.600	7.350	11.600	4.300	5.200	
		n = 96	10.100	22.600	10.100	22.600	10.100	22.600	6.500	13.200	
	SER $\text{\textcircled{S}}_1 \text{\textcircled{S}}_2 \text{\textcircled{D}}_n$	n = 1	All match	6.650	6.800	6.650	6.800	6.650	6.800	5.000	5.300
			None match	6.650	6.800	6.650	6.800	6.650	6.800	5.000	5.300
		n = 96	All match	34.000	42.300	34.000	42.300	34.000	42.300	32.300	35.900
			None match	34.000	42.300	34.000	42.300	34.000	42.300	32.400	35.900
	DSER $\text{\textcircled{S}}_1 \text{\textcircled{S}}_2 \text{\textcircled{D}}_n$	n = 1	All match	8.000	16.300	8.000	16.300	8.000	16.300	6.800	10.200
			None match	8.000	16.300	8.000	16.300	8.000	16.300	6.800	10.200
		n = 96	All match	54.100	62.600	54.100	62.600	54.100	62.600	52.800	56.300
			None match	54.100	62.600	54.100	62.600	54.100	62.600	52.800	56.300
	DSUM $\text{\textcircled{S}} \text{\textcircled{D}}$	$\text{\textcircled{S}} = 0$	4.100	4.200	4.100	4.200	4.100	4.200	3.700	4.100	
		$\text{\textcircled{S}} = \text{FFFFFFFF}_H$	4.100	4.200	4.100	4.200	4.100	4.200	3.800	4.100	
	DECO $\text{\textcircled{S}} \text{\textcircled{D}}_n$	n = 2	8.850	23.000	8.850	23.000	8.850	23.000	6.000	16.400	
		n = 8	13.600	36.600	13.600	36.600	13.600	36.600	8.100	15.200	
ENCO $\text{\textcircled{S}} \text{\textcircled{D}}_n$	n = 2	M1 = ON	7.650	11.900	7.650	11.900	7.650	11.900	5.300	6.300	
		M4 = ON	7.500	11.700	7.500	11.700	7.500	11.700	5.200	6.200	
	n = 8	M1 = ON	14.600	27.800	14.600	27.800	14.600	27.800	10.400	17.900	
		M256 = ON	10.600	23.700	10.600	23.700	10.600	23.700	5.700	13.300	
DIS $\text{\textcircled{S}} \text{\textcircled{D}}_n$	n = 1	6.500	14.800	6.500	14.800	6.500	14.800	5.000	10.900		
	n = 4	6.900	15.200	6.900	15.200	6.900	15.200	5.400	11.300		
UNI $\text{\textcircled{S}} \text{\textcircled{D}}_n$	n = 1	6.800	15.100	6.800	15.100	6.800	15.100	5.500	8.900		
	n = 4	7.500	15.900	7.500	15.900	7.500	15.900	6.200	9.600		
NDIS	When executed	4.750	18.700	4.750	18.700	4.750	18.700	11.000	16.300		
NUNI	When executed	4.750	18.700	4.750	18.700	4.750	18.700	10.600	16.000		

Category	Instruction	Condition (Device)	Processing Time (µs)							
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	WTOB (S) (D) n	n = 1	6.600	14.900	6.600	14.900	6.600	14.900	5.000	6.500
		n = 96	37.700	46.100	37.700	46.100	37.700	46.100	36.000	38.400
	BTOW (S) (D) n	n = 1	7.350	15.600	7.350	15.600	7.350	15.600	5.100	6.100
		n = 96	32.100	40.500	32.100	40.500	32.100	40.500	29.900	32.000
	MAX (S) (D) n	n = 1	8.250	24.900	8.250	24.900	8.250	24.900	4.300	6.900
		n = 96	34.200	51.600	34.200	51.600	34.200	51.600	32.000	34.300
	MIN (S) (D) n	n = 1	8.250	24.800	8.250	24.800	8.250	24.800	4.400	6.800
		n = 96	34.200	51.600	34.200	51.600	34.200	51.600	30.300	34.800
	DMAX (S) (D) n	n = 1	6.800	34.900	6.800	34.900	6.800	34.900	4.800	14.200
		n = 96	60.300	89.200	60.300	89.200	60.300	89.200	56.400	68.000
	DMIN (S) (D) n	n = 1	7.600	35.700	7.600	35.700	7.600	35.700	4.800	9.300
		n = 96	59.400	90.000	59.400	90.000	59.400	90.000	55.400	62.800
	SORT (S1) n (S2) (D1) (D2)	n = 1, (S2) = 1	9.400	28.900	9.400	28.900	9.400	28.900	6.200	24.900
		n = 96, (S2) = 16	31.500	74.000	31.500	74.000	31.500	74.000	27.500	70.100
	DSORT (S1) n (S2) (D1) (D2)	n = 1, (S2) = 1	9.400	29.000	9.400	29.000	9.400	29.000	6.200	25.900
		n = 96, (S2) = 16	37.800	81.000	37.800	81.000	37.800	81.000	33.100	78.900
	WSUM (S) (D) n	n = 1	6.700	15.000	6.700	15.000	6.700	15.000	4.800	6.200
		n = 96	28.900	37.100	28.900	37.100	28.900	37.100	26.900	28.700
	DWSUM (S) (D) n	n = 1	8.600	26.800	8.600	26.800	8.600	26.800	5.500	7.000
		n = 96	56.200	74.700	56.200	74.700	56.200	74.700	53.000	56.300
	MEAN (S) (D) n	n = 1	5.850	19.800	5.850	19.800	5.850	19.800	4.300	17.300
		n = 96	17.300	38.200	17.300	38.200	17.300	38.200	16.000	35.500
	DMEAN (S) (D) n	n = 1	6.900	23.300	6.900	23.300	6.900	23.300	5.750	21.900
		n = 96	29.400	49.900	29.400	49.900	29.400	49.900	29.200	48.600
	NEXT	—	1.000	1.100	1.000	1.100	1.000	1.100	0.980	1.400
	BREAK	—	4.700	25.000	4.700	25.000	4.700	25.000	21.300	17.900
	RET	Return to original program	4.100	19.500	4.100	19.500	4.100	19.500	2.000	3.000
		Return to other program	4.700	16.700	4.700	16.700	4.700	16.700	2.300	4.900
	FCALL Pn	Internal file pointer	5.400	5.400	5.400	5.400	5.400	5.400	3.300	5.300
		Common pointer	7.600	30.500	7.600	30.500	7.600	30.500	4.900	6.600
FCALL Pn (S1) to (S5)	—	50.400	62.700	50.400	62.700	50.400	62.700	19.800	23.700	
ECALL * Pn *: Program name	—	105.000	214.000	105.000	214.000	105.000	214.000	75.700	134.000	
ECALL * Pn (S1) to (S5) *: Program name	—	164.000	271.000	164.000	271.000	164.000	271.000	109.000	173.000	
EFCALL * Pn *: Program name	—	105.000	214.000	105.000	214.000	105.000	214.000	76.200	134.000	
EFCALL * Pn (S1) to (S5) *: Program name	—	164.000	271.000	164.000	271.000	164.000	271.000	90.500	170.000	
XCALL	—	5.100	6.700	5.100	6.700	5.100	6.700	3.800	6.400	



Category	Instruction	Condition (Device)	Processing Time ( $\mu$ s)							
			Q00UCPU		Q01UCPU		Q02UCPU		Q03UCPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	COM CCOM	When selecting I/O refresh only	18.100	89.100	18.100	89.100	18.100	89.100	12.800	79.000
		When selecting CC-Link refresh only (master station side)	33.300	132.000	33.300	132.000	33.300	132.000	24.900	119.000
		When selecting CC-Link refresh only (local station side)	33.300	132.000	33.300	132.000	33.300	132.000	24.900	119.000
		• When selecting MELSECNET/H refresh only (Control station side) • When selecting CC-Link IE Controller Network refresh only (Control station side)	78.600	231.000	78.600	231.000	78.600	231.000	54.000	212.000
		• When selecting MELSECNET/H refresh only (Normal station side) • When selecting CC-Link IE Controller Network refresh only (Normal station side)	78.600	231.000	78.600	231.000	78.600	231.000	54.000	212.000
		When selecting CC-Link IE Field Network refresh only (master station side)	32.000	127.000	32.000	127.000	32.000	127.000	22.000	118.000
		When selecting CC-Link IE Field Network refresh only (local station side)	32.000	127.000	32.000	127.000	32.000	127.000	22.000	118.000
		When selecting intelli auto refresh only	18.100	89.000	18.100	89.000	18.100	89.000	12.800	79.000
		When selecting I/O outside the group only (Input only)	15.700	71.600	15.700	71.600	15.700	71.600	8.600	76.500
		When selecting I/O outside the group only (Output only)	40.200	152.000	40.200	152.000	40.200	152.000	26.300	135.000
		When selecting I/O outside the group only (Both I/O)	45.800	153.000	45.800	153.000	45.800	153.000	26.100	135.000
		When selecting refresh of multiple CPU high speed transmission area only	—	—	—	—	—	—	—	—
		When selecting communication with external devices only	18.200	89.000	18.200	89.000	18.200	89.000	7.250	54.300
	FIFW	Number of data points = 0	6.100	14.200	6.100	14.200	6.100	14.200	3.700	10.100
		Number of data points = 96	6.100	14.200	6.100	14.200	6.100	14.200	3.800	5.200
	FIFR	Number of data points = 0	7.500	15.600	7.500	15.600	7.500	15.600	4.400	5.800
		Number of data points = 96	37.000	45.000	37.000	45.000	37.000	45.000	33.500	35.200
	FPOP	Number of data points = 0	7.600	15.600	7.600	15.600	7.600	15.600	4.400	10.800
		Number of data points = 96	7.600	15.600	7.600	15.600	7.600	15.600	4.400	10.800
	FINS	Number of data points = 0	6.900	15.000	6.900	15.000	6.900	15.000	5.000	10.700
		Number of data points = 96	36.600	44.700	36.600	44.700	36.600	44.700	4.400	10.900
	FDEL	Number of data points = 0	8.000	16.100	8.000	16.100	8.000	16.100	4.900	11.300
		Number of data points = 96	37.300	45.500	37.300	45.500	37.300	45.500	34.200	35.900
	FROM n1 n2 $\text{\textcircled{D}}$ n3	n3 = 1	17.400	74.700	17.400	74.700	17.400	74.700	12.100	71.300
		n3 = 1000	406.000	498.500	406.000	498.500	406.000	498.500	402.600	495.100
	DFRO n1 n2 $\text{\textcircled{D}}$ n3	n3 = 1	19.600	85.600	19.600	85.600	19.600	85.600	14.600	81.800
		n3 = 500	406.000	498.500	406.000	498.500	406.000	498.500	402.600	495.100
	TO n1 n2 $\text{\textcircled{S}}$ n3	n3 = 1	16.400	69.600	16.400	69.600	16.400	69.600	11.700	63.400
		n3 = 1000	381.300	471.200	381.300	471.200	381.300	471.200	375.900	464.300
	DTO n1 n2 $\text{\textcircled{S}}$ n3	n3 = 1	18.600	85.100	18.600	85.100	18.600	85.100	14.200	78.500
		n3 = 500	381.300	471.200	381.300	471.200	381.300	471.200	375.900	464.300

Category	Instruction	Condition (Device)	Processing Time (μs)							
			Q00JCPU		Q00UCPU		Q01UCPU		Q02UCPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	LEDR	No display → no display	1.500	7.100	1.500	7.100	1.500	7.100	5.100	5.100
		LED instruction execution → no display	38.900	109.000	38.900	109.000	38.900	109.000	35.700	89.200
	BINDA (S) (D)	(S) = 1	5.600	13.900	5.600	13.900	5.600	13.900	4.900	6.500
		(S) = -32768	7.800	16.200	7.800	16.200	7.800	16.200	7.200	8.700
	DBINDA (S) (D)	(S) = 1	6.200	14.500	6.200	14.500	6.200	14.500	5.700	7.100
		(S) = -2147483648	11.000	19.200	11.000	19.200	11.000	19.200	10.400	12.200
	BINHA (S) (D)	(S) = 1	5.050	13.400	5.050	13.400	5.050	13.400	4.400	5.900
		(S) = FFFF <sub>H</sub>	5.050	13.400	5.050	13.400	5.050	13.400	4.400	5.800
	DBINHA (S) (D)	(S) = 1	5.600	13.900	5.600	13.900	5.600	13.900	5.200	6.700
		(S) = FFFFFFFF <sub>H</sub>	5.600	13.900	5.600	13.900	5.600	13.900	5.100	6.500
	BCDDA (S) (D)	(S) = 1	4.850	13.200	4.850	13.200	4.850	13.200	4.300	5.800
		(S) = 9999	5.300	13.600	5.300	13.600	5.300	13.600	4.700	6.100
	DBCDDA (S) (D)	(S) = 1	5.300	13.600	5.300	13.600	5.300	13.600	4.800	6.300
		(S) = 99999999	6.200	14.500	6.200	14.500	6.200	14.500	5.600	7.100
	DABIN (S) (D)	(S) = 1	7.000	18.500	7.000	18.500	7.000	18.500	6.500	9.000
		(S) = -32768	6.950	18.500	6.950	18.500	6.950	18.500	6.300	8.900
	DDABIN (S) (D)	(S) = 1	9.450	21.000	9.450	21.000	9.450	21.000	9.400	12.000
		(S) = -2147483648	9.450	21.000	9.450	21.000	9.450	21.000	9.100	11.600
	HABIN (S) (D)	(S) = 1	5.650	17.100	5.650	17.100	5.650	17.100	4.900	7.500
		(S) = FFFF <sub>H</sub>	5.750	17.300	5.750	17.300	5.750	17.300	5.100	8.100
	DHABIN (S) (D)	(S) = 1	6.800	18.200	6.800	18.200	6.800	18.200	6.000	8.500
		(S) = FFFFFFFF <sub>H</sub>	7.100	18.600	7.100	18.600	7.100	18.600	6.300	8.900
	DABCD (S) (D)	(S) = 1	5.650	17.200	5.650	17.200	5.650	17.200	5.000	7.500
		(S) = 9999	5.700	17.200	5.700	17.200	5.700	17.200	5.000	7.500
	DDABCD (S) (D)	(S) = 1	6.850	18.300	6.850	18.300	6.850	18.300	6.200	8.800
		(S) = 99999999	6.850	18.300	6.850	18.300	6.850	18.300	6.200	8.800
	COMRD	—	185.000	188.000	185.000	188.000	185.000	188.000	97.300	97.400
	LEN	1 character	4.700	16.200	4.700	16.200	4.700	16.200	4.100	6.600
		96 characters	20.600	32.900	20.600	32.900	20.600	32.900	19.800	22.400
	STR	—	9.800	36.500	9.800	36.500	9.800	36.500	6.900	14.400
	DSTR	—	12.100	40.400	12.100	40.400	12.100	40.400	10.200	20.800
	VAL	—	12.200	40.900	12.200	40.900	12.200	40.900	9.800	23.900
	DVAL	—	19.400	45.600	19.400	45.600	19.400	45.600	14.000	33.100
	ESTR	—	29.700	87.800	29.700	87.800	29.700	87.800	22.100	52.400
EVAL	Decimal point format all 2-digit specification	23.900	70.400	23.900	70.400	23.900	70.400	23.300	36.500	
	Exponent format all 6-digit specification	23.700	70.300	23.700	70.300	23.700	70.300	23.300	36.400	
ASC (S) (D) n	n = 1	10.200	41.800	10.200	41.800	10.200	41.800	5.600	19.700	
	n = 96	31.900	66.600	31.900	66.600	31.900	66.600	30.200	44.700	
HEX (S) (D) n	n = 1	8.600	43.400	8.600	43.400	8.600	43.400	7.500	23.100	
	n = 96	77.100	115.000	77.100	115.000	77.100	115.000	37.500	53.300	
RIGHT (S) (D) n	n = 1	10.900	29.600	10.900	29.600	10.900	29.600	7.600	11.400	
	n = 96	41.400	60.300	41.400	60.300	41.400	60.300	36.300	46.000	
LEFT (S) (D) n	n = 1	10.600	29.300	10.600	29.300	10.600	29.300	6.500	16.100	
	n = 96	41.300	60.200	41.300	60.200	41.300	60.200	36.200	46.200	

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	MIDR	---	11.700	30.600	11.700	30.600	11.700	30.600	9.500	19.100	
	MIDW	---	12.400	24.000	12.400	24.000	12.400	24.000	10.300	18.200	
	INSTR	No match	22.000	38.200	22.000	38.200	22.000	38.200	19.300	29.000	
		Match	Head	13.300	29.600	13.300	29.600	13.300	29.600	10.300	20.000
			End	21.900	38.100	21.900	38.100	21.900	38.100	51.100	60.800
	EMOD	---	11.600	24.000	11.600	24.000	11.600	24.000	10.300	15.300	
	EREXP	---	19.700	28.000	19.700	28.000	19.700	28.000	19.300	22.300	
	STRINS (S) (D) n	(S) = 128 / (D) = 40 / n = 1	47.000	102.000	47.000	102.000	47.000	102.000	44.300	96.700	
		(S) = 128 / (D) = 40 / n = 48	70.100	134.000	70.100	134.000	70.100	134.000	58.800	112.000	
	STRDEL (S) (D) n	(S) = 128 / (D) = 40 / n = 1	46.400	93.600	46.400	93.600	46.400	93.600	39.000	78.100	
		(S) = 128 / (D) = 40 / n = 48	44.500	70.600	44.500	70.600	44.500	70.600	36.000	69.200	
	SIN	Single precision	6.400	13.900	6.400	13.900	6.400	13.900	4.500	9.900	
	COS	Single precision	6.100	13.500	6.100	13.500	6.100	13.500	4.300	8.200	
	TAN	Single precision	8.300	15.000	8.300	15.000	8.300	15.000	5.100	7.200	
	ASIN	Single precision	7.300	15.600	7.300	15.600	7.300	15.600	6.100	13.700	
	ACOS	Single precision	8.100	16.500	8.100	16.500	8.100	16.500	6.800	11.100	
	ATAN	Single precision	5.350	12.000	5.350	12.000	5.350	12.000	4.000	6.900	
	SIND	Double precision	13.400	51.300	13.400	51.300	13.400	51.300	9.600	26.000	
	COSD	Double precision	14.700	51.700	14.700	51.700	14.700	51.700	10.000	26.900	
	TAND	Double precision	17.400	54.400	17.400	54.400	17.400	54.400	11.400	25.300	
	ASIND	Double precision	22.600	60.300	22.600	60.300	22.600	60.300	12.100	30.800	
	ACOSD	Double precision	19.700	60.000	19.700	60.000	19.700	60.000	11.700	28.000	
	ATAND	Double precision	15.000	51.800	15.000	51.800	15.000	51.800	9.700	22.000	
	RAD	Single precision	3.200	10.300	3.200	10.300	3.200	10.300	2.500	4.800	
	RADD	Double precision	5.200	43.100	5.200	43.100	5.200	43.100	4.100	16.400	
	DEG	Single precision	3.200	11.500	3.200	11.500	3.200	11.500	2.500	4.700	
	DEGD	Double precision	5.150	43.800	5.150	43.800	5.150	43.800	5.000	18.100	
	SQR	Single precision	3.900	12.300	3.900	12.300	3.900	12.300	3.500	9.300	
	SQRD	Double precision	7.000	45.700	7.000	45.700	7.000	45.700	5.700	25.400	
	EXP (S) (D)	Single precision	(S) = -10	6.350	13.800	6.350	13.800	6.350	13.800	4.000	13.000
			(S) = 1	6.350	13.800	6.350	13.800	6.350	13.800	4.000	13.000
	EXPD (S) (D)	Double precision	(S) = -10	15.800	52.700	15.800	52.700	15.800	52.700	8.800	27.600
			(S) = 1	15.400	52.500	15.400	52.500	15.400	52.500	8.500	27.300
	LOG (S) (D)	Single precision	(S) = 1	5.800	14.900	5.800	14.900	5.800	14.900	4.100	8.100
			(S) = 10	7.450	16.500	7.450	16.500	7.450	16.500	6.200	10.300
	LOGD (S) (D)	Double precision	(S) = 1	11.000	48.900	11.000	48.900	11.000	48.900	9.500	28.300
			(S) = 10	12.600	51.300	12.600	51.300	12.600	51.300	11.100	29.900
	RND	---	1.950	5.450	1.950	5.450	1.950	5.450	1.200	2.300	
	SRND	---	2.750	4.550	2.750	4.550	2.750	4.550	1.400	2.400	
	BSQR (S) (D)	(S) = 0	(S) = 0	2.500	6.800	2.500	6.800	2.500	6.800	1.800	3.300
			(S) = 9999	6.400	15.500	6.400	15.500	6.400	15.500	5.100	8.800
	BDSQR (S) (D)	(S) = 0	(S) = 0	2.600	6.050	2.600	6.050	2.600	6.050	1.900	3.700
			(S) = 99999999	8.450	17.600	8.450	17.600	8.450	17.600	7.500	10.900
	BSIN	---	11.500	32.800	11.500	32.800	11.500	32.800	8.700	20.200	
	BCOS	---	10.400	32.500	10.400	32.500	10.400	32.500	7.800	14.400	
BTAN	---	12.100	33.700	12.100	33.700	12.100	33.700	9.000	17.000		
BASIN	---	13.300	32.800	13.300	32.800	13.300	32.800	12.200	15.100		
BACOS	---	13.400	33.700	13.400	33.700	13.400	33.700	13.100	14.900		
BATAN	---	12.600	31.400	12.600	31.400	12.600	31.400	11.400	15.700		

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	POW $\text{\textcircled{S1}}$ $\text{\textcircled{S2}}$ $\text{\textcircled{D}}$	Single precision	$\text{\textcircled{S1}} = 12.3 \text{ E} + 5$ $\text{\textcircled{S2}} = 3.45 \text{ E} + 0$	12.200	22.100	12.200	22.100	12.200	22.100	8.950	19.500
	POWD $\text{\textcircled{S1}}$ $\text{\textcircled{S2}}$ $\text{\textcircled{D}}$	Double precision	$\text{\textcircled{S1}} = 12.3 \text{ E} + 5$ $\text{\textcircled{S2}} = 3.45 \text{ E} + 0$	27.300	61.000	27.300	61.000	27.300	61.000	19.400	55.200
	LOG10	Single precision		8.200	16.500	8.200	16.500	8.200	16.500	5.950	14.800
	LOG10D	Double precision		15.100	48.000	15.100	48.000	15.100	48.000	12.400	46.500
	LIMIT	—		5.350	5.500	5.350	5.500	5.350	5.500	5.200	5.400
	DLIMIT	—		6.000	6.150	6.000	6.150	6.000	6.150	5.700	5.900
	BAND	—		5.450	12.400	5.450	12.400	5.450	12.400	5.400	6.300
	DBAND	—		6.050	11.900	6.050	11.900	6.050	11.900	5.800	6.900
	ZONE	—		6.250	10.700	6.250	10.700	6.250	10.700	5.200	11.100
	DZONE	—		6.000	11.900	6.000	11.900	6.000	11.900	5.700	10.800
	SCL $\text{\textcircled{S1}}$ $\text{\textcircled{S2}}$ $\text{\textcircled{D}}$	SM750 = ON	Point No.1 < $\text{\textcircled{S1}}$ < Point No.2	14.900	50.100	14.900	50.100	14.900	50.100	14.700	48.000
			Point No.9 < $\text{\textcircled{S1}}$ < Point No.10	15.800	50.900	15.800	50.900	15.800	50.900	19.600	50.400
		SM750 = OFF	Point No.1 < $\text{\textcircled{S1}}$ < Point No.2	13.900	53.100	13.900	53.100	13.900	53.100	13.700	51.000
			Point No.9 < $\text{\textcircled{S1}}$ < Point No.10	16.600	56.600	16.600	56.600	16.600	56.600	20.400	56.200
	DSCL $\text{\textcircled{S1}}$ $\text{\textcircled{S2}}$ $\text{\textcircled{D}}$	SM750 = ON	Point No.1 < $\text{\textcircled{S1}}$ < Point No.2	13.400	52.400	13.400	52.400	13.400	52.400	12.800	50.300
			Point No.9 < $\text{\textcircled{S1}}$ < Point No.10	14.200	54.100	14.200	54.100	14.200	54.100	17.300	53.500
		SM750 = OFF	Point No.1 < $\text{\textcircled{S1}}$ < Point No.2	12.300	53.200	12.300	53.200	12.300	53.200	11.500	51.100
			Point No.9 < $\text{\textcircled{S1}}$ < Point No.10	15.000	57.600	15.000	57.600	15.000	57.600	18.100	57.100
	SCL2 $\text{\textcircled{S1}}$ $\text{\textcircled{S2}}$ $\text{\textcircled{D}}$	SM750 = ON	Point No.1 < $\text{\textcircled{S1}}$ < Point No.2	14.200	53.300	14.200	53.300	14.200	53.300	13.200	51.200
			Point No.9 < $\text{\textcircled{S1}}$ < Point No.10	14.900	55.000	14.900	55.000	14.900	55.000	18.000	54.500
		SM750 = OFF	Point No.1 < $\text{\textcircled{S1}}$ < Point No.2	15.000	53.500	15.000	53.500	15.000	53.500	14.000	51.300
			Point No.9 < $\text{\textcircled{S1}}$ < Point No.10	16.300	56.400	16.300	56.400	16.300	56.400	19.300	55.800
	DSCL2 $\text{\textcircled{S1}}$ $\text{\textcircled{S2}}$ $\text{\textcircled{D}}$	SM750 = ON	Point No.1 < $\text{\textcircled{S1}}$ < Point No.2	13.400	52.700	13.400	52.700	13.400	52.700	13.100	50.500
			Point No.9 < $\text{\textcircled{S1}}$ < Point No.10	14.200	54.300	14.200	54.300	14.200	54.300	18.100	53.700
		SM750 = OFF	Point No.1 < $\text{\textcircled{S1}}$ < Point No.2	12.300	53.200	12.300	53.200	12.300	53.200	12.100	51.000
			Point No.9 < $\text{\textcircled{S1}}$ < Point No.10	15.000	57.600	15.000	57.600	15.000	57.600	18.900	57.100

Category	Instruction	Condition (Device)		Processing Time (µs)							
				Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	RSET	Standard RAM		6.800	26.900	6.800	26.900	6.800	26.900	3.000	16.400
		SRAM card		—	—	—	—	—	—	3.000	16.400
	QDRSET	SRAM card to standard RAM		—	—	—	—	—	—	230.000	327.000
		Standard RAM to SRAM card		—	—	—	—	—	—	997.000	1066.000
	QCDSET	SRAM card to standard ROM		—	—	—	—	—	—	525.000	690.000
		Standard ROM to SRAM card		—	—	—	—	—	—	490.000	655.000
	DATERD	—		5.600	27.800	5.600	27.800	5.600	27.800	5.100	14.700
	DATEWR	—		7.800	42.100	7.800	42.100	7.800	42.100	7.100	23.000
	DATE +	No digit increase		14.200	41.200	14.200	41.200	14.200	41.200	6.500	13.100
		Digit increase		14.200	41.200	14.200	41.200	14.200	41.200	5.700	21.200
	DATE -	No digit increase		15.100	41.200	15.100	41.200	15.100	41.200	6.500	11.500
		Digit increase		15.100	41.200	15.100	41.200	15.100	41.200	5.700	17.200
	SECOND	—		5.800	20.500	5.800	20.500	5.800	20.500	2.600	5.900
	HOUR	—		6.200	22.500	6.200	22.500	6.200	22.500	3.000	5.300
	LDDT =	Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	8.200	25.500
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
	ANDDT=	When not executed		0.480		0.320		0.240		0.160	
		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		When not executed		0.480		0.320		0.240		0.160	
	ORDT=	Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
LDDT <>	Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
		In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
	Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	

Category	Instruction	Condition (Device)	Processing Time (μs)								
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	ANDDT<>	When not executed		0.480		0.320		0.240		0.160	
		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		ORDT<>	When not executed		0.480		0.320		0.240		0.160
	Comparison of specified date		In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
	Comparison of current date		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
	LDDT>		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400
		In non-conductive status		8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
	ANDDT>	When not executed		0.480		0.320		0.240		0.160	
		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	8.200	25.500	7.200	23.400
			In non-conductive status	8.200	25.500	8.200	25.500	8.200	25.500	7.200	23.400
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		ORDT>	When not executed		0.480		0.320		0.240		0.160
	Comparison of specified date		In conductive status	8.200	25.500	8.200	25.500	8.200	25.500	7.400	23.300
			In non-conductive status	8.200	25.500	8.200	25.500	8.200	25.500	7.400	23.300
	Comparison of current date		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
	LDDT<=		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400
		In non-conductive status		8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	ANDDT<=	When not executed		0.480		0.320		0.240		0.160	
		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		ORDT<=	When not executed		0.480		0.320		0.240		0.160
	Comparison of specified date		In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
	Comparison of current date		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
	LDDT<		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400
		In non-conductive status		8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
	ANDDT<	When not executed		0.480		0.320		0.240		0.160	
		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200
		ORDT<	When not executed		0.480		0.320		0.240		0.160
	Comparison of specified date		In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
	Comparison of current date		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
LDDT>=	Comparison of specified date		In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400
		In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.400	
	Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	

Category	Instruction	Condition (Device)	Processing Time (μs)									
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Application instruction	ANDDT>=	When not executed		0.480		0.320		0.240		0.160		
		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400	
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.200	23.400	
		Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.200	
		ORDT>=	When not executed		0.480		0.320		0.240		0.160	
			Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
				In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.400	23.300
	Comparison of current date		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
	LDTM=		Comparison of specified date	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
				In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
			Comparison of current date	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
		In non-conductive status		6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
	ANDTM=	When not executed		0.480		0.320		0.240		0.160		
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		ORTM=	When not executed		0.480		0.320		0.240		0.160	
			Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
				In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
	Comparison of current clock		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
	LDTM<>		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
				In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
			Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
		In non-conductive status		6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	



Category	Instruction	Condition (Device)	Processing Time (µs)									
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Application instruction	ANDTM<>	When not executed		0.480		0.320		0.240		0.160		
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		ORTM<>	When not executed		0.480		0.320		0.240		0.160	
	Comparison of specified clock		In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200	
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200	
	Comparison of current clock		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000	
	LDTM>		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
		In non-conductive status		8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
	ANDTM>	When not executed		0.480		0.320		0.240		0.160		
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		ORTM>	When not executed		0.480		0.320		0.240		0.160	
			Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
				In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
			Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
				In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
LDTM<=			Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
		In non-conductive status		8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300	
	Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100		
		In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100		

Category	Instruction	Condition (Device)	Processing Time (μs)								
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	ANDTM<=	When not executed		0.480		0.320		0.240		0.160	
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
		ORTM<=	When not executed		0.480		0.320		0.240		0.160
	Comparison of specified clock		In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
	Comparison of current clock		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
	LDTM<		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300
		In non-conductive status		8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
	ANDTM<	When not executed		0.480		0.320		0.240		0.160	
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900
		ORTM<	When not executed		0.480		0.320		0.240		0.160
	Comparison of specified clock		In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.200
	Comparison of current clock		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.000
	LDTM>=		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.300
		In non-conductive status		8.200	25.500	8.200	25.500	6.500	25.500	7.300	23.300
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100

Category	Instruction	Condition (Device)	Processing Time (μs)									
			Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Application instruction	ANDTM>=	When not executed	0.480		0.320		0.240		0.160			
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000	
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.600	21.900	
		ORTM>=	When not executed	0.480		0.320		0.240		0.160		
			Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
				In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	7.000	23.000
	Comparison of current clock		In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	5.900	22.100	
	S.DATERD		—	9.250	51.000	9.250	51.000	9.250	51.000	7.500	23.400	
	S.DATE +		No digit increase	16.800	75.400	16.800	75.400	16.800	75.400	9.100	23.400	
			Digit increase	16.800	75.400	16.800	75.400	16.800	75.400	8.900	22.200	
	S.DATE -	No digit increase	17.600	75.300	17.600	75.300	17.600	75.300	9.000	22.200		
		Digit increase	16.900	75.300	16.900	75.300	16.900	75.300	9.800	22.100		
	PSTOP	—	82.200	199.000	82.200	199.000	82.200	199.000	61.400	84.500		
	POFF	—	82.600	198.000	82.600	198.000	82.600	198.000	121.000	246.000		
	PSCAN	—	83.600	200.000	83.600	200.000	83.600	200.000	126.000	232.000		
	WDT	—	2.900	12.000	2.900	12.000	2.900	12.000	1.300	3.000		
	DUTY	—	7.700	27.500	7.700	27.500	7.700	27.500	4.900	24.300		
	TIMCHK	—	5.350	24.500	5.350	24.500	5.350	24.500	7.400	23.300		
	ZRRDB	File register of standard RAM	4.100	4.200	4.100	4.200	4.100	4.200	2.400	2.600		
		File register of SRAM card	—	—	—	—	—	—	2.500	2.800		
	ZRWRB	File register of standard RAM	5.400	5.500	5.400	5.500	5.400	5.500	3.100	3.300		
File register of SRAM card		—	—	—	—	—	—	3.300	3.600			
ADRSET	—	2.400	6.650	2.400	6.650	2.400	6.650	4.200	4.900			
ZPUSH	—	9.200	20.500	9.200	20.500	9.200	20.500	6.900	14.000			
ZPOP	—	9.000	15.500	9.000	15.500	9.000	15.500	7.500	12.500			

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	S.ZCOM	When mounting CC-Link module (master station side)		29.400	91.700	29.400	91.700	29.400	91.700	20.600	55.000
		When mounting CC-Link module (local station side)		29.500	91.600	29.500	91.600	29.500	91.600	20.600	66.100
		• When selecting MELSECNET/H refresh only (control station side) • When selecting CC-Link IE Controller Network refresh only (control station side)		79.900	214.000	79.900	214.000	79.900	214.000	102.000	180.000
		• When selecting MELSECNET/H refresh only (normal station side) • When selecting CC-Link IE Controller Network refresh only (normal station side)		79.900	214.000	79.900	214.000	79.900	214.000	55.600	168.100
		When selecting CC-Link IE Field Network refresh only (master station side)		60.000	167.000	60.000	167.000	60.000	167.000	51.000	154.000
		When selecting CC-Link IE Field Network refresh only (local station side)		60.000	167.000	60.000	167.000	60.000	167.000	51.000	154.000
	S.RTREAD	—		12.600	65.000	12.600	65.000	12.600	65.000	8.700	60.500
	S.RTWRI E	—		13.300	67.100	13.300	67.100	13.300	67.100	9.300	65.000
	UNIRD n1	n2 = 1		6.000	33.100	6.000	33.100	6.000	33.100	4.000	29.100
	Ⓢ n2	n2 = 16		16.500	43.600	16.500	43.600	16.500	43.600	12.500	37.600
	TYPERD	—		48.50	141.30	43.50	139.90	43.40	139.80	32.40	134.20
	TRACE	Start		174.000	174.000	174.000	174.000	174.000	174.000	96.600	103.000
	TRACER	—		5.100	15.500	5.100	15.500	5.100	15.500	3.800	13.600
	RBNOV Ⓢ Ⓢ n	When standard RAM is used	1 point	—	—	12.200	34.900	12.200	34.900	9.400	31.300
			1000 points	—	—	121.500	145.100	121.500	145.100	118.500	141.300
		When SRAM card is used	1 point	—	—	—	—	—	—	9.400	31.400
			1000 points	—	—	—	—	—	—	178.500	201.300
	SP.FWRIT E	—		—	—	—	—	—	—	9.200	12.100
	SP.FREAD	—		—	—	—	—	—	—	489.000	544.000
	SP.DEVST	—		—	—	—	—	—	—	87.000	144.000
S.DEVLD	—		—	—	—	—	—	—	127.000	140.000	

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q00UJCPU		Q00UCPU		Q01UCPU		Q02UCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Multiple CPU dedicated instruction	S.TO n1 n2 n3 n4 (D)	Writing to host CPU shared memory	n4 = 1	64.600	78.100	64.600	78.100	64.600	78.100	64.600	78.100
			n4 = 320	115.000	126.000	115.000	126.000	115.000	126.000	154.000	126.000
	TO n1 n2 (S) n3	Writing to host CPU shared memory	n3 = 1	12.700	62.200	12.700	62.200	12.700	62.200	8.300	58.200
			n3 = 320	63.500	112.300	63.500	112.300	63.500	112.300	56.200	107.800
	DTO n1 n2 (S) n3	Writing to host CPU shared memory	n3 = 1	13.500	62.300	13.500	62.300	13.500	62.300	8.600	58.300
			n3 = 320	112.900	160.800	112.900	160.800	112.900	160.800	106.800	157.300
	FROM n1 n2 (D) n3	Reading from host CPU shared memory	n3 = 1	12.100	58.700	12.100	58.700	12.100	58.700	8.400	52.600
			n3 = 320	56.000	101.700	56.000	101.700	56.000	101.700	51.700	96.600
		Reading from other CPU shared memory	n3 = 1	24.400	82.900	24.400	82.900	24.400	82.900	16.600	37.000
			n3 = 1000	418.000	518.000	418.000	518.000	418.000	518.000	432.000	485.000
	DFRO n1 n2 (D) n3	Reading from host CPU shared memory	n3 = 1	12.100	58.700	12.100	58.700	12.100	58.700	8.800	53.400
			n3 = 320	97.400	143.700	97.400	143.700	97.400	143.700	94.900	139.600
		Reading from other CPU shared memory	n3 = 1	24.800	94.200	24.800	94.200	24.800	94.200	16.600	47.300
			n3 = 1000	799.000	892.000	799.000	892.000	799.000	892.000	841.000	892.000

**Remark**

For the instructions for which a rise execution instruction (□P) is not specified, the processing time is the same as an ON execution instruction.

**Example** WORDP instruction and TOP instruction

(b) When using Q03UD(E)JCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU, and Q100UDEHCPU

Category	Instruction	Condition (Device)	Processing Time (µs)									
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/Q26UD(E)HCPU		Q50/Q100 UDEHCPU			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Sequence instruction	ANB ORB MPS MRD MPP	—	0.020		0.0095		0.0095		0.0095			
	INV	When not executed	0.020		0.0095		0.0095		0.0095			
		When executed	0.020		0.0095		0.0095		0.0095			
	MEP MEF	When not executed	0.020		0.0095		0.0095		0.0095			
		When executed	0.020		0.0095		0.0095		0.0095			
	EGP EGF	When not executed	0.020		0.0095		0.0095		0.0095			
		When executed	0.020		0.0095		0.0095		0.0095			
	PLS	—	1.300	1.600	0.890	1.100	0.890	1.100	0.890	1.100		
	PLF	—	1.500	1.600	0.940	1.200	0.940	1.200	0.940	1.200		
	FF	When not executed	0.040		0.0185		0.0185		0.0185			
		When executed	1.200	1.500	0.790	0.910	0.790	0.910	0.790	0.910		
	DELTA	When not executed	0.040		0.0185		0.0185		0.0185			
		When executed	2.800	3.600	2.400	3.200	2.400	3.200	2.400	3.200		
	SFT	When not executed	0.040		0.0185		0.0185		0.0185			
		When executed	1.600	3.300	1.100	2.700	1.100	2.700	1.100	2.700		
	MC	—	0.040		0.0185		0.0185		0.0185			
	MCR	—	0.040		0.0185		0.0185		0.0185			
	FEND	Error check performed		108.000	130.000	75.800	89.300	75.800	89.300	75.800	89.300	
	END	No error check performed		107.000	124.000	75.800	89.800	75.800	89.800	75.800	89.800	
	NOP NOPLF PAGE	—	0.020		0.0095		0.0095		0.0095			
	LDE=	Single precision	In conductive status	3.700	4.700	3.300	4.300	0.0285		0.0285		
			In non-conductive status	3.800	5.000	3.400	4.500	0.0285		0.0285		
	ANDE=	Single precision	When not executed		0.060		0.0285		0.0285			
			When executed	In conductive status	3.300	5.800	3.000	5.100	0.0285		0.0285	
				In non-conductive status	3.500	5.600	3.000	5.200	0.0285		0.0285	
	ORE=	Single precision	When not executed		0.060		0.0285		0.0285			
			When executed	In conductive status	3.600	4.500	3.200	4.200	0.0285		0.0285	
				In non-conductive status	3.500	4.800	3.200	4.300	0.0285		0.0285	
	LDE< >	Single precision	In conductive status	4.000	4.700	3.600	4.200	0.0285		0.0285		
			In non-conductive status	3.900	4.500	3.500	4.000	0.0285		0.0285		
	ANDE< >	Single precision	When not executed		0.060		0.0285		0.0285			
			When executed	In conductive status	3.300	5.100	3.000	4.800	0.0285		0.0285	
In non-conductive status				3.500	5.000	3.100	4.600	0.0285		0.0285		
ORE< >	Single precision	When not executed		0.060		0.0285		0.0285				
		When executed	In conductive status	3.600	6.000	3.300	5.500	0.0285		0.0285		
			In non-conductive status	3.500	5.800	3.100	5.300	0.0285		0.0285		
LDE>	Single precision	In conductive status	3.800	5.000	3.300	4.600	0.0285		0.0285			
		In non-conductive status	3.700	4.900	3.300	4.400	0.0285		0.0285			
ANDE>	Single precision	When not executed		0.060		0.0285		0.0285				
		When executed	In conductive status	3.500	4.700	3.100	4.200	0.0285		0.0285		
			In non-conductive status	3.600	4.500	3.100	4.000	0.0285		0.0285		

Category	Instruction	Condition (Device)		Processing Time (µs)								
				Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	ORE>	Single precision	When not executed		0.060		0.0285					
			When executed	In conductive status	3.600	5.100	3.300	4.600	0.0285		0.0285	
				In non-conductive status	3.500	4.800	3.200	4.500				
	LDE<=	Single precision	In conductive status		3.800	5.600	3.400	5.200	0.0285		0.0285	
			In non-conductive status		3.800	5.600	3.400	5.100				
			When not executed		0.060		0.0285					
	ANDE<=	Single precision	When executed	In conductive status	3.200	4.600	2.800	4.200	0.0285		0.0285	
				In non-conductive status	3.500	5.000	3.100	4.500				
			When not executed		0.060		0.0285					
	ORE<=	Single precision	When executed	In conductive status	3.700	5.800	3.400	5.400	0.0285		0.0285	
				In non-conductive status	3.800	5.700	3.300	5.300				
			When not executed		0.060		0.0285					
	LDE<	Single precision	In conductive status		4.000	5.400	3.500	4.900	0.0285		0.0285	
			In non-conductive status		4.000	5.200	3.500	4.900				
			When not executed		0.060		0.0285					
	ANDE<	Single precision	When executed	In conductive status	3.400	4.600	3.000	4.200	0.0285		0.0285	
				In non-conductive status	3.500	4.900	3.100	4.400				
			When not executed		0.060		0.0285					
	ORE<	Single precision	When executed	In conductive status	3.600	5.200	3.300	4.900	0.0285		0.0285	
				In non-conductive status	3.400	4.900	3.200	4.500				
			When not executed		0.060		0.0285					
	LDE>=	Single precision	In conductive status		3.800	6.000	3.300	5.500	0.0285		0.0285	
			In non-conductive status		3.800	5.900	3.400	5.400				
			When not executed		0.060		0.0285					
	ANDE>=	Single precision	When executed	In conductive status	3.200	4.800	2.900	4.600	0.0285		0.0285	
				In non-conductive status	3.500	5.400	3.100	5.100				
			When not executed		0.060		0.0285					
	ORE>=	Single precision	When executed	In conductive status	3.600	5.200	3.300	4.700	0.0285		0.0285	
				In non-conductive status	3.500	5.200	3.200	4.700				
			When not executed		0.060		0.0285					
LDED=	Double precision	In conductive status		4.100	7.700	3.500	7.200	3.500	7.200	3.500	7.200	
		In non-conductive status		4.300	8.100	3.800	7.400	3.800	7.400	3.800	7.400	
		When not executed		0.060		0.0285		0.0285		0.0285		
ANDED=	Double precision	When executed	In conductive status	3.600	7.600	3.200	7.000	3.200	7.000	3.200	7.000	
			In non-conductive status	3.900	7.700	3.400	7.400	3.400	7.400	3.400	7.400	
		When not executed		0.060		0.0285		0.0285		0.0285		
ORED=	Double precision	When executed	In conductive status	3.800	8.800	3.400	8.300	3.400	8.300	3.400	8.300	
			In non-conductive status	4.000	9.300	3.700	8.800	3.700	8.800	3.700	8.800	
		When not executed		0.060		0.0285		0.0285		0.0285		
LDED<>	Double precision	In conductive status		4.400	8.200	3.900	7.700	3.900	7.700	3.900	7.700	
		In non-conductive status		4.100	7.900	3.500	7.500	3.500	7.500	3.500	7.500	
		When not executed		0.060		0.0285		0.0285		0.0285		
ANDED<>	Double precision	When executed	In conductive status	3.800	7.600	3.300	7.200	3.300	7.200	3.300	7.200	
			In non-conductive status	3.800	7.700	3.400	7.300	3.400	7.300	3.400	7.300	
		When not executed		0.060		0.0285		0.0285		0.0285		
ORED<>	Double precision	When executed	In conductive status	4.100	9.300	3.700	8.900	3.700	8.900	3.700	8.900	
			In non-conductive status	3.800	8.900	3.400	8.400	3.400	8.400	3.400	8.400	
		When not executed		0.060		0.0285		0.0285		0.0285		
LDED>	Double precision	In conductive status		4.300	8.100	3.800	7.500	3.800	7.500	3.800	7.500	
		In non-conductive status		4.100	7.800	3.500	7.200	3.500	7.200	3.500	7.200	
		When not executed		0.060		0.0285		0.0285		0.0285		
ANDED>	Double precision	When executed	In conductive status	3.800	7.700	3.300	7.300	3.300	7.300	3.300	7.300	
			In non-conductive status	4.000	7.900	3.500	7.500	3.500	7.500	3.500	7.500	
		When not executed		0.060		0.0285		0.0285		0.0285		
ORED>	Double precision	When executed	In conductive status	4.100	9.300	3.700	8.800	3.700	8.800	3.700	8.800	
			In non-conductive status	4.100	9.300	3.700	8.800	3.700	8.800	3.700	8.800	
		When not executed		0.060		0.0285		0.0285		0.0285		
LDED<=	Double precision	In conductive status		4.000	8.000	3.500	7.400	3.500	7.400	3.500	7.400	
		In non-conductive status		4.100	9.400	3.600	8.800	3.600	8.800	3.600	8.800	
		When not executed		0.060		0.0285		0.0285		0.0285		

**A**

Appendix 1 OPERATION PROCESSING TIME  
Appendix 1.4 Operation Processing Time of Universal Model QCPU

Category	Instruction	Condition (Device)		Processing Time (µs)								
				Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	ANDED<=	Double precision	When not executed		0.060		0.0285		0.0285		0.0285	
			When executed	In conductive status	3.800	7.700	3.300	7.200	3.300	7.200	3.300	7.200
				In non-conductive status	3.900	7.700	3.500	7.400	3.500	7.400	3.500	7.400
	ORED<=	Double precision	When not executed		0.060		0.0285		0.0285		0.0285	
			When executed	In conductive status	4.100	9.600	3.700	9.200	3.700	9.200	3.700	9.200
				In non-conductive status	4.100	9.600	3.700	9.200	3.700	9.200	3.700	9.200
	LDED<	Double precision	In conductive status		4.300	8.300	3.800	7.600	3.800	7.600	3.800	7.600
			In non-conductive status		3.700	7.900	3.500	7.400	3.500	7.400	3.500	7.400
	ANDED<	Double precision	When not executed		0.060		0.0285		0.0285		0.0285	
			When executed	In conductive status	3.800	7.800	3.300	7.300	3.300	7.300	3.300	7.300
				In non-conductive status	3.900	7.900	3.400	3.900	3.400	3.900	3.400	3.900
	ORED<	Double precision	When not executed		0.060		0.0285		0.0285		0.0285	
			When executed	In conductive status	4.100	9.600	3.700	9.200	3.700	9.200	3.700	9.200
				In non-conductive status	4.000	9.600	3.700	9.200	3.700	9.200	3.700	9.200
	LDED>=	Double precision	In conductive status		4.100	9.600	3.600	9.000	3.600	9.000	3.600	9.000
			In non-conductive status		4.100	9.600	3.600	8.900	3.600	8.900	3.600	8.900
	ANDED>=	Double precision	When not executed		0.060		0.0285		0.0285		0.0285	
			When executed	In conductive status	3.800	7.900	3.400	7.400	3.400	7.400	3.400	7.400
				In non-conductive status	3.900	8.100	3.400	7.500	3.400	7.500	3.400	7.500
	ORED>=	Double precision	When not executed		0.060		0.0285		0.0285		0.0285	
			When executed	In conductive status	4.100	9.600	3.700	9.200	3.700	9.200	3.700	9.200
				In non-conductive status	4.000	7.200	3.600	6.600	3.600	6.600	3.600	6.600
	LD\$=	In conductive status		5.300	8.900	4.700	8.100	4.700	8.100	4.700	8.100	
		In non-conductive status		4.700	9.000	4.200	8.200	4.200	8.200	4.200	8.200	
	AND\$=	When not executed		0.060		0.0285		0.0285		0.0285		
		When executed	In conductive status	4.400	6.800	3.900	6.400	3.900	6.400	3.900	6.400	
			In non-conductive status	4.500	6.700	4.000	6.300	4.000	6.300	4.000	6.300	
	OR\$=	When not executed		0.060		0.0285		0.0285		0.0285		
		When executed	In conductive status	5.100	8.200	4.200	7.600	4.200	7.600	4.200	7.600	
			In non-conductive status	5.000	8.100	4.000	7.200	4.000	7.200	4.000	7.200	
	LD\$<>	In conductive status		4.800	8.100	4.300	7.500	4.300	7.500	4.300	7.500	
		In non-conductive status		4.700	8.400	4.200	7.800	4.200	7.800	4.200	7.800	
	AND\$<>	When not executed		0.060		0.0285		0.0285		0.0285		
		When executed	In conductive status	4.300	5.500	4.100	5.100	4.100	5.100	4.100	5.100	
			In non-conductive status	4.500	5.900	4.400	5.400	4.400	5.400	4.400	5.400	
	OR\$<>	When not executed		0.060		0.0285		0.0285		0.0285		
When executed		In conductive status	5.200	7.300	4.100	6.700	4.100	6.700	4.100	6.700		
		In non-conductive status	5.100	7.200	4.100	6.700	4.100	6.700	4.100	6.700		
LD\$>	In conductive status		4.800	7.200	4.300	6.700	4.300	6.700	4.300	6.700		
	In non-conductive status		4.800	7.700	4.200	7.100	4.200	7.100	4.200	7.100		
AND\$>	When not executed		0.060		0.0285		0.0285		0.0285			
	When executed	In conductive status	4.500	7.100	4.000	6.700	4.000	6.700	4.000	6.700		
		In non-conductive status	4.600	7.600	4.300	7.000	4.300	7.000	4.300	7.000		
OR\$>	When not executed		0.060		0.0285		0.0285		0.0285			
	When executed	In conductive status	5.100	6.800	4.300	6.200	4.300	6.200	4.300	6.200		
		In non-conductive status	5.200	7.200	4.300	6.600	4.300	6.600	4.300	6.600		
LD\$<=	In conductive status		5.000	6.300	4.400	5.700	4.400	5.700	4.400	5.700		
	In non-conductive status		4.800	6.400	4.200	5.800	4.200	5.800	4.200	5.800		
AND\$<=	When not executed		0.060		0.0285		0.0285		0.0285			
	When executed	In conductive status	4.600	7.600	4.100	7.200	4.100	7.200	4.100	7.200		
		In non-conductive status	4.700	7.700	4.200	7.300	4.200	7.300	4.200	7.300		
OR\$<=	When not executed		0.060		0.0285		0.0285		0.0285			
	When executed	In conductive status	4.700	7.700	4.400	7.200	4.400	7.200	4.400	7.200		
		In non-conductive status	4.600	7.600	4.400	7.100	4.400	7.100	4.400	7.100		



Category	Instruction	Condition (Device)	Processing Time (µs)							
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Basic instruction	LD\$<	In conductive status	4.800	8.100	4.500	7.500	4.500	7.500	4.500	7.500
		In non-conductive status	5.000	8.300	4.500	7.900	4.500	7.900	4.500	7.900
	AND\$<	When not executed	0.060		0.0285		0.0285		0.0285	
		When executed	In conductive status	4.500	7.100	4.000	6.600	4.000	6.600	4.000
	In non-conductive status		4.900	7.500	4.400	7.100	4.400	7.100	4.400	7.100
	OR\$<	When not executed	0.060		0.0285		0.0285		0.0285	
		When executed	In conductive status	5.100	7.800	4.100	7.200	4.100	7.200	4.100
	In non-conductive status		5.000	8.100	4.100	7.600	4.100	7.600	4.100	7.600
	LD\$>=	In conductive status	4.800	6.700	4.500	6.200	4.500	6.200	4.500	6.200
		In non-conductive status	5.000	6.700	4.400	6.300	4.400	6.300	4.400	6.300
	AND\$>=	When not executed	0.060		0.0285		0.0285		0.0285	
		When executed	In conductive status	4.400	6.800	4.100	6.300	4.100	6.300	4.100
	In non-conductive status		4.500	7.000	4.200	6.600	4.200	6.600	4.200	6.600
	OR\$>=	When not executed	0.060		0.0285		0.0285		0.0285	
		When executed	In conductive status	5.400	6.600	4.100	5.800	4.100	5.800	4.100
	In non-conductive status		5.300	6.300	4.100	5.700	4.100	5.700	4.100	5.700
	BKCMP = Ⓢ1 Ⓢ2 Ⓣ n	n = 1	8.200	10.700	7.500	10.000	7.500	10.000	7.500	10.000
		n = 96	57.400	61.800	46.400	48.700	46.400	48.700	46.400	48.700
	BKCMP<> Ⓢ1 Ⓢ2 Ⓣ n	n = 1	8.200	10.700	7.500	10.000	7.500	10.000	7.500	10.000
		n = 96	59.500	63.300	45.600	50.400	45.600	50.400	45.600	50.400
	BKCMP> Ⓢ1 Ⓢ2 Ⓣ n	n = 1	8.200	10.800	7.500	10.100	7.500	10.100	7.500	10.100
		n = 96	59.500	63.400	47.700	50.500	47.700	50.500	47.700	50.500
	BKCMP<= Ⓢ1 Ⓢ2 Ⓣ n	n = 1	8.200	10.600	7.500	10.000	7.500	10.000	7.500	10.000
		n = 96	57.400	61.700	46.400	49.000	46.400	49.000	46.400	49.000
	BKCMP< Ⓢ1 Ⓢ2 Ⓣ n	n = 1	8.300	10.600	7.500	10.000	7.500	10.000	7.500	10.000
		n = 96	59.500	63.600	47.600	50.500	47.600	50.500	47.600	50.500
	BKCMP>= Ⓢ1 Ⓢ2 Ⓣ n	n = 1	8.200	10.900	7.500	10.000	7.500	10.000	7.500	10.000
		n = 96	57.400	62.000	46.400	48.900	46.400	48.900	46.400	48.900
	DBKCMP = Ⓢ1 Ⓢ2 Ⓣ n	n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000
		n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800
DBKCMP<> Ⓢ1 Ⓢ2 Ⓣ n	n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000	
	n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800	
DBKCMP> Ⓢ1 Ⓢ2 Ⓣ n	n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000	
	n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800	
DBKCMP<= Ⓢ1 Ⓢ2 Ⓣ n	n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000	
	n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800	
DBKCMP< Ⓢ1 Ⓢ2 Ⓣ n	n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000	
	n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800	
DBKCMP>= Ⓢ1 Ⓢ2 Ⓣ n	n = 1	9.250	14.000	8.600	13.000	8.600	13.000	8.600	13.000	
	n = 96	60.700	67.500	47.900	52.800	47.900	52.800	47.900	52.800	
DB + Ⓢ Ⓣ	When executed	4.900	7.000	4.600	6.400	4.600	6.400	4.600	6.400	
DB + Ⓢ1 Ⓢ2 Ⓣ	When executed	5.200	7.300	4.800	6.700	4.800	6.700	4.800	6.700	
DB - Ⓢ Ⓣ	When executed	4.900	6.600	4.700	6.000	4.700	6.000	4.700	6.000	
DB - Ⓢ1 Ⓢ2 Ⓣ	When executed	5.200	7.500	4.800	6.600	4.800	6.600	4.800	6.600	
DB * Ⓢ1 Ⓢ2 Ⓣ	When executed	8.300	12.100	8.100	11.600	8.100	11.600	8.100	11.600	
DB/ Ⓢ1 Ⓢ2 Ⓣ	When executed	6.100	9.100	5.800	8.800	5.800	8.800	5.800	8.800	

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Basic instruction	ED + Ⓢ Ⓣ	Double precision	Ⓢ = 0, Ⓣ = 0	4.800	8.000	4.300	7.200	4.300	7.200	4.300	7.200
			Ⓢ = 2 <sup>1023</sup> , Ⓣ = 2 <sup>1023</sup>	4.800	8.000	4.300	7.200	4.300	7.200	4.300	7.200
	ED + Ⓢ1 Ⓢ2 Ⓣ	Double precision	Ⓢ1 = 0, Ⓢ2 = 0	5.500	9.800	4.800	9.200	4.800	9.200	4.800	9.200
			Ⓢ1 = 2 <sup>1023</sup> , Ⓢ2 = 2 <sup>1023</sup>	5.500	9.800	4.800	9.200	4.800	9.200	4.800	9.200
	ED - Ⓢ Ⓣ	Double precision	Ⓢ = 0, Ⓣ = 0	5.000	8.200	4.400	7.500	4.400	7.500	4.400	7.500
			Ⓢ = 2 <sup>1023</sup> , Ⓣ = 2 <sup>1023</sup>	5.000	8.200	4.400	7.500	4.400	7.500	4.400	7.500
	ED - Ⓢ1 Ⓢ2 Ⓣ	Double precision	Ⓢ1 = 0, Ⓢ2 = 0	4.400	8.100	3.800	7.500	3.800	7.500	3.800	7.500
			Ⓢ1 = 2 <sup>1023</sup> , Ⓢ2 = 2 <sup>1023</sup>	4.400	8.100	3.800	7.500	3.800	7.500	3.800	7.500
	ED * Ⓢ1 Ⓢ2 Ⓣ	Double precision	Ⓢ1 = 0, Ⓢ2 = 0	5.800	9.500	5.100	8.800	5.100	8.800	5.100	8.800
			Ⓢ1 = 2 <sup>1023</sup> , Ⓢ2 = 2 <sup>1023</sup>	5.800	9.500	5.100	8.800	5.100	8.800	5.100	8.800
	ED / Ⓢ1 Ⓢ2 Ⓣ	Double precision	Ⓢ1 = 2 <sup>1023</sup> , Ⓢ2 = 2 <sup>1023</sup>	6.600	10.600	5.900	10.000	5.900	10.000	5.900	10.000
	BK + Ⓢ1 Ⓢ2 Ⓣ n	n = 1		9.100	11.200	8.500	10.600	8.500	10.600	8.500	10.600
		n = 96		60.700	62.900	44.600	47.000	44.600	47.000	44.600	47.000
	BK - Ⓢ1 Ⓢ2 Ⓣ n	n = 1		9.700	12.000	8.900	11.300	8.900	11.300	8.900	11.300
		n = 96		61.300	63.600	45.600	47.900	45.600	47.900	45.600	47.900
	DBK + Ⓢ1 Ⓢ2 Ⓣ n	n = 1		7.000	10.700	6.450	9.950	6.450	9.950	6.450	9.950
		n = 96		59.400	63.100	43.700	47.500	43.700	47.500	43.700	47.500
	DBK - Ⓢ1 Ⓢ2 Ⓣ n	n = 1		7.000	10.700	6.450	9.950	6.450	9.950	6.450	9.950
		n = 96		59.400	63.100	43.700	47.500	43.700	47.500	43.700	47.500
	\$ + Ⓢ Ⓣ	—		8.800	14.600	8.100	13.900	8.100	13.900	8.100	13.900
	\$ + Ⓢ1 Ⓢ2 Ⓣ	—		7.300	11.100	6.500	10.300	6.500	10.300	6.500	10.300
	FLTD	Double precision	Ⓢ = 0	2.300	5.000	1.800	4.700	1.800	4.700	1.800	4.700
			Ⓢ = 7FFF <sub>H</sub>	2.500	5.200	2.200	4.800	2.200	4.800	2.200	4.800
	DFLTD	Double precision	Ⓢ = 0	2.400	5.200	2.000	4.900	2.000	4.900	2.000	4.900
			Ⓢ = 7FFFFFFF <sub>H</sub>	2.700	5.400	2.300	5.100	2.300	5.100	2.300	5.100
	INTD	Double precision	Ⓢ = 0	2.700	4.100	2.200	4.100	2.200	4.100	2.200	4.100
			Ⓢ = 32766.5	3.700	5.900	3.200	5.600	3.200	5.600	3.200	5.600
	DINTD	Double precision	Ⓢ = 0	2.600	3.900	2.200	3.400	2.200	3.400	2.200	3.400
			Ⓢ = 1234567890.3	3.400	5.600	3.000	5.100	3.000	5.100	3.000	5.100
	DBL	When executed		2.700	3.400	2.300	2.700	2.300	2.700	2.300	2.700
	WORD	When executed		2.900	4.300	2.600	3.600	2.600	3.600	2.600	3.600
	GRY	When executed		2.700	3.900	2.300	3.400	2.300	3.400	2.300	3.400
	DGRY	When executed		2.900	3.500	2.500	3.000	2.500	3.000	2.500	3.000
	GBIN	When executed		4.000	4.800	3.800	4.300	3.800	4.300	3.800	4.300
	DGBIN	When executed		5.500	6.100	5.000	5.900	5.000	5.900	5.000	5.900
	NEG	When executed		2.400	3.900	2.000	3.300	2.000	3.300	2.000	3.300
DNEG	When executed		2.500	3.700	2.500	3.300	2.500	3.300	2.500	3.300	
ENEG	Floating point = 0		2.500	3.300	2.300	2.800	2.300	2.800	2.300	2.800	
	Floating point = -1.0		2.700	4.500	2.500	3.900	2.500	3.900	2.500	3.900	
EDNEG	Floating point = 0		2.200	3.500	1.800	3.100	1.800	3.100	1.800	3.100	
	Floating point = -1.0		2.400	3.500	1.900	3.000	1.900	3.000	1.900	3.000	
BKBCD Ⓢ Ⓣ n	n = 1		6.600	8.900	5.900	8.200	5.900	8.200	5.900	8.200	
	n = 96		71.300	74.100	61.000	63.400	61.000	63.400	61.000	63.400	
BKBIN Ⓢ Ⓣ n	n = 1		6.500	9.800	5.600	9.300	5.600	9.300	5.600	9.300	
	n = 96		56.300	59.500	49.200	52.500	49.200	52.500	49.200	52.500	

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Basic instruction	ECON	—	2.600	5.400	2.100	4.500	2.100	4.500	2.100	4.500	
	EDCON	—	2.800	5.400	2.500	5.400	2.500	5.400	2.500	5.400	
	EDMOV	—	2.300	5.500	1.700	5.000	1.700	5.000	1.700	5.000	
	\$MOV	Character string to be transferred = 0		4.000	6.300	3.400	5.600	3.400	5.600	3.400	5.600
		Character string to be transferred = 32		14.600	16.500	11.400	13.300	11.400	13.300	11.400	13.300
	BXCH $\text{\textcircled{1}}$ $\text{\textcircled{2}}$ n	n = 1		6.200	7.900	5.500	7.300	5.500	7.300	5.500	7.300
		n = 96		67.000	68.800	47.300	49.300	47.300	49.300	47.300	49.300
	SWAP	—	2.400	2.700	1.900	2.200	1.900	2.200	1.900	2.200	
	GOEND	—		0.500		0.500		0.500		0.500	
	DI	—	1.800	2.200	1.500	1.800	1.500	1.800	1.500	1.800	
	EI	—	3.100	3.800	3.000	3.300	3.000	3.300	3.000	3.300	
	IMASK	—	9.800	13.300	7.200	10.500	7.200	10.500	7.200	10.500	
	IRET	—		1.000		1.000		1.000		1.000	
	RFS X n	n = 1		4.200	5.900	3.700	5.600	3.700	5.600	3.700	5.600
		n = 96		11.400	13.800	10.700	12.400	10.700	12.400	10.700	12.400
	RFS Y n	n = 1		3.800	4.800	3.400	4.800	3.400	4.800	3.400	4.800
		n = 96		8.500	9.500	8.100	8.900	8.100	8.900	8.100	8.900
	UDCNT1	—	0.900	1.500	0.500	0.983	0.500	0.983	0.500	0.983	
	UDCNT2	—	0.900	1.700	0.600	1.300	0.600	1.300	0.600	1.300	
	TTMR	—	3.900	6.100	3.400	5.400	3.400	5.400	3.400	5.400	
	STMR	—	6.800	13.500	5.800	12.500	5.800	12.500	5.800	12.500	
	ROTC	—	9.000	10.500	8.000	9.400	8.000	9.400	8.000	9.400	
	RAMP	—	5.900	8.800	5.200	8.400	5.200	8.400	5.200	8.400	
	SPD	—	0.900	1.900	0.500	1.400	0.500	1.400	0.500	1.400	
	PLSY	—	1.900	2.200	1.500	1.800	1.500	1.800	1.500	1.800	
	PWM	—	1.200	1.600	0.900	1.200	0.900	1.200	0.900	1.200	
	MTR	—	10.400	19.800	9.400	10.000	9.400	10.000	9.400	10.000	
	Application instruction	BKAND $\text{\textcircled{1}}$ $\text{\textcircled{2}}$ $\text{\textcircled{D}}$ n	n = 1	9.000	11.700	8.300	11.000	8.300	11.000	8.300	11.000
n = 96			57.400	63.100	43.800	47.300	43.800	47.300	43.800	47.300	
BKOR $\text{\textcircled{1}}$ $\text{\textcircled{2}}$ $\text{\textcircled{D}}$ n		n = 1	7.700	10.000	7.700	9.500	7.700	9.500	7.700	9.500	
		n = 96	57.400	61.900	44.300	45.800	44.300	45.800	44.300	45.800	
BKXOR $\text{\textcircled{1}}$ $\text{\textcircled{2}}$ $\text{\textcircled{D}}$ n		n = 1	7.800	10.100	7.300	9.200	7.300	9.200	7.300	9.200	
		n = 96	57.300	61.500	43.800	45.800	43.800	45.800	43.800	45.800	
BKXNR $\text{\textcircled{1}}$ $\text{\textcircled{2}}$ $\text{\textcircled{D}}$ n		n = 1	7.800	9.600	7.600	8.900	7.600	8.900	7.600	8.900	
		n = 96	57.400	61.400	43.900	45.300	43.900	45.300	43.900	45.300	
BSFR $\text{\textcircled{D}}$ n		n = 1	3.700	5.400	3.200	4.800	3.200	4.800	3.200	4.800	
		n = 96	6.900	9.000	5.800	7.700	5.800	7.700	5.800	7.700	
BSFL $\text{\textcircled{D}}$ n		n = 1	4.100	5.900	3.400	5.100	3.400	5.100	3.400	5.100	
		n = 96	7.100	9.100	6.000	7.900	6.000	7.900	6.000	7.900	
SFTBR $\text{\textcircled{D}}$ n1 n2		n1 = 16 / n2 = 1		7.950	17.500	7.600	16.900	7.600	16.900	7.600	16.900
		n1 = 16 / n2 = 15		7.950	17.500	7.550	16.900	7.550	16.900	7.550	16.900
SFTBL $\text{\textcircled{D}}$ n1 n2		n1 = 16 / n2 = 1		7.950	17.900	7.500	17.400	7.500	17.400	7.500	17.400
		n1 = 16 / n2 = 15		7.900	17.800	7.500	17.300	7.500	17.300	7.500	17.300
SFTWR $\text{\textcircled{D}}$ n1 n2		n1 = 16 / n2 = 1		5.950	10.600	4.600	8.700	4.600	8.700	4.600	8.700
		n1 = 16 / n2 = 15		5.900	10.600	4.600	8.700	4.600	8.700	4.600	8.700
SFTWL $\text{\textcircled{D}}$ n1 n2		n1 = 16 / n2 = 1		5.950	10.700	4.550	8.700	4.550	8.700	4.550	8.700
		n1 = 16 / n2 = 15		5.950	10.700	4.600	8.800	4.600	8.800	4.600	8.800
BSET $\text{\textcircled{D}}$ n		n = 1		3.000	3.400	2.500	2.800	2.500	2.800	2.500	2.800
		n = 15		3.000	3.500	2.500	2.800	2.500	2.800	2.500	2.800
BRST $\text{\textcircled{D}}$ n		n = 1		3.000	3.400	2.600	2.800	2.600	2.800	2.600	2.800
		n = 15		3.000	3.400	2.500	2.800	2.500	2.800	2.500	2.800

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	TEST	When executed	4.400	5.300	3.700	4.700	3.700	4.700	3.700	4.700	
	DTEST	When executed	4.500	5.400	3.900	4.800	3.900	4.800	3.900	4.800	
	BKRST $\textcircled{D}$ n	n = 1	4.300	4.600	3.700	4.100	3.700	4.100	3.700	4.100	
		n = 96	6.000	6.800	5.100	6.000	5.100	6.000	5.100	6.000	
	SER $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n	n = 1	All match	4.900	5.300	4.200	4.600	4.200	4.600	4.200	4.600
			None match	5.000	5.300	4.200	4.600	4.200	4.600	4.200	4.600
		n = 96	All match	32.300	32.900	25.900	26.300	25.900	26.300	25.900	26.300
			None match	32.400	32.900	25.900	26.300	25.900	26.300	25.900	26.300
	DSER $\textcircled{S1}$ $\textcircled{S2}$ $\textcircled{D}$ n	n = 1	All match	6.100	6.500	5.400	5.700	5.400	5.700	5.400	5.700
			None match	6.200	6.600	5.500	5.900	5.500	5.900	5.500	5.900
		n = 96	All match	52.800	54.200	41.200	41.800	41.200	41.800	41.200	41.800
			None match	52.800	54.200	41.200	41.800	41.200	41.800	41.200	41.800
	DSUM $\textcircled{S}$ $\textcircled{D}$	$\textcircled{S} = 0$	3.700	4.100	3.300	3.600	3.300	3.600	3.300	3.600	
		$\textcircled{S} = \text{FFFFFFFF}_H$	3.800	4.100	3.200	3.700	3.200	3.700	3.200	3.700	
	DECO $\textcircled{S}$ $\textcircled{D}$ n	n = 2	6.000	7.500	5.300	6.900	5.300	6.900	5.300	6.900	
		n = 8	8.100	9.300	6.800	7.800	6.800	7.800	6.800	7.800	
	ENCO $\textcircled{S}$ $\textcircled{D}$ n	n = 2	M1 = ON	5.300	5.700	4.700	5.100	4.700	5.100	4.700	5.100
			M4 = ON	5.200	5.700	4.600	5.000	4.600	5.000	4.600	5.000
		n = 8	M1 = ON	10.400	11.400	9.000	10.000	9.000	10.000	9.000	10.000
			M256 = ON	5.700	6.800	5.100	6.100	5.100	6.100	5.100	6.100
	DIS $\textcircled{S}$ $\textcircled{D}$ n	n = 1	4.400	5.300	3.800	4.600	3.800	4.600	3.800	4.600	
		n = 4	4.800	5.700	4.000	5.000	4.000	5.000	4.000	5.000	
	UNI $\textcircled{S}$ $\textcircled{D}$ n	n = 1	5.000	5.300	3.500	4.800	3.500	4.800	3.500	4.800	
		n = 4	5.600	6.000	4.000	5.100	4.000	5.100	4.000	5.100	
	NDIS	When executed	11.000	13.100	11.000	13.200	11.000	13.200	11.000	13.200	
	NUNI	When executed	10.600	12.700	7.300	13.200	7.300	13.200	7.300	13.200	
	WTOB $\textcircled{S}$ $\textcircled{D}$ n	n = 1	5.000	6.500	4.400	5.800	4.400	5.800	4.400	5.800	
		n = 96	36.000	38.400	28.200	29.300	28.200	29.300	28.200	29.300	
	BTOW $\textcircled{S}$ $\textcircled{D}$ n	n = 1	5.100	6.100	4.600	5.500	4.600	5.500	4.600	5.500	
		n = 96	29.900	32.000	22.800	23.800	22.800	23.800	22.800	23.800	
	MAX $\textcircled{S}$ $\textcircled{D}$ n	n = 1	4.300	6.900	4.000	6.100	4.000	6.100	4.000	6.100	
		n = 96	31.200	33.500	24.700	27.000	24.700	27.000	24.700	27.000	
	MIN $\textcircled{S}$ $\textcircled{D}$ n	n = 1	4.400	6.800	4.000	6.000	4.000	6.000	4.000	6.000	
		n = 96	30.300	34.800	26.500	28.300	26.500	28.300	26.500	28.300	
	DMAX $\textcircled{S}$ $\textcircled{D}$ n	n = 1	4.800	9.100	4.800	8.100	4.800	8.100	4.800	8.100	
		n = 96	56.400	62.200	47.100	49.600	47.100	49.600	47.100	49.600	
	DMIN $\textcircled{S}$ $\textcircled{D}$ n	n = 1	4.800	6.800	4.300	5.900	4.300	5.900	4.300	5.900	
		n = 96	55.400	60.200	45.400	47.400	45.400	47.400	45.400	47.400	
	SORT $\textcircled{S1}$ n $\textcircled{S2}$ $\textcircled{D1}$ $\textcircled{D2}$	n = 1, $\textcircled{S2} = 1$	6.200	9.300	5.600	8.800	5.600	8.800	5.600	8.800	
		n = 96, $\textcircled{S2} = 16$	28.200	38.500	22.200	32.200	22.200	32.200	22.200	32.200	
DSORT $\textcircled{S1}$ n $\textcircled{S2}$ $\textcircled{D1}$ $\textcircled{D2}$	n = 1, $\textcircled{S2} = 1$	6.200	11.600	5.600	10.900	5.600	10.900	5.600	10.900		
	n = 96, $\textcircled{S2} = 16$	34.700	45.300	26.700	36.900	26.700	36.900	26.700	36.900		
WSUM $\textcircled{S}$ $\textcircled{D}$ n	n = 1	4.800	6.200	4.200	5.500	4.200	5.500	4.200	5.500		
	n = 96	26.900	28.700	21.300	22.300	21.300	22.300	21.300	22.300		
DWSUM $\textcircled{S}$ $\textcircled{D}$ n	n = 1	5.500	7.000	4.800	6.100	4.800	6.100	4.800	6.100		
	n = 96	53.000	56.300	42.700	44.000	42.700	44.000	42.700	44.000		
MEAN $\textcircled{S}$ $\textcircled{D}$ n	n = 1	4.300	8.650	3.900	7.800	3.900	7.800	3.900	7.800		
	n = 96	16.000	21.400	12.900	18.000	12.900	18.000	12.900	18.000		
DMEAN $\textcircled{S}$ $\textcircled{D}$ n	n = 1	5.700	10.600	5.300	9.950	5.300	9.950	5.300	9.950		
	n = 96	29.200	35.200	23.000	28.800	23.000	28.800	23.000	28.800		

Category	Instruction	Condition (Device)	Processing Time (μs)							
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	NEXT	—	0.940	1.400	0.770	1.200	0.770	1.200	0.770	1.200
	BREAK	—	10.400	5.500	9.100	5.000	9.100	5.000	9.100	5.000
	RET	Return to original program	2.000	3.000	1.600	2.600	1.600	2.600	1.600	2.600
		Return to other program	2.300	3.700	2.000	3.100	2.000	3.100	2.000	3.100
	FCALL Pn	Internal file pointer	3.100	4.400	2.700	3.600	2.700	3.600	2.700	3.600
		Common pointer	4.000	5.700	3.600	5.100	3.600	5.100	3.600	5.100
	FCALL Pn $\textcircled{S1}$ to $\textcircled{S5}$	—	19.300	21.500	16.500	18.600	16.500	18.600	16.500	18.600
	ECALL * Pn *: Program name	—	70.300	82.300	65.900	77.600	65.900	77.600	65.900	77.600
	ECALL * Pn $\textcircled{S1}$ to $\textcircled{S5}$ *: Program name	—	101.000	114.000	91.800	105.000	91.800	105.000	91.800	105.000
	EFCALL * Pn *: Program name	—	70.700	82.800	66.200	78.100	66.200	78.100	66.200	78.100
EFCALL * Pn $\textcircled{S1}$ to $\textcircled{S5}$ *: Program name	—	86.500	107.000	78.800	91.600	78.800	91.600	78.800	91.600	
XCALL	—	3.800	5.700	3.700	5.200	3.700	5.200	3.700	5.200	

**A**

Category	Instruction	Condition (Device)	Processing Time (μs)							
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	COM CCOM	When selecting I/O refresh only	12.800	29.100	12.400	28.600	12.400	28.600	12.400	28.600
		When selecting CC-Link refresh only (master station side)	16.000	39.500	15.500	39.100	15.500	39.100	15.500	39.100
		When selecting CC-Link refresh only (local station side)	16.100	39.500	15.500	39.100	15.500	39.100	15.500	39.100
		• When selecting MELSECNET/H refresh only (Control station side) • When selecting CC-Link IE Controller Network refresh only (Control station side)	34.700	70.400	34.400	69.800	34.400	69.800	34.400	69.800
		• When selecting MELSECNET/H refresh only (Normal station side) • When selecting CC-Link IE Controller Network refresh only (Normal station side)	34.700	70.400	34.400	69.800	34.400	69.800	34.400	69.800
		When selecting CC-Link IE Field Network refresh only (master station side)	17.000	38.800	16.600	38.000	16.600	38.000	16.600	38.000
		When selecting CC-Link IE Field Network refresh only (local station side)	17.000	38.800	16.600	38.000	16.600	38.000	16.600	38.000
		When selecting intelli auto refresh only	12.800	33.200	12.800	33.200	12.800	33.200	12.800	33.200
		When selecting I/O outside the group only (Input only)	7.900	21.100	7.700	20.700	7.700	20.700	7.700	20.700
		When selecting I/O outside the group only (Output only)	16.900	44.800	16.500	44.200	16.500	44.200	16.500	44.200
		When selecting I/O outside the group only (Both I/O)	22.600	52.600	22.400	52.600	22.400	52.600	22.400	52.600
		When selecting refresh of multiple CPU high speed transmission area only	13.000	33.800	12.700	33.200	12.700	33.200	12.700	33.200
		When selecting communication with external devices only	7.250	18.800	7.100	18.500	7.100	18.500	7.100	18.500
	FIFW	Number of data points = 0	3.700	5.300	3.200	4.600	3.200	4.600	3.200	4.600
		Number of data points = 96	3.800	4.400	3.300	3.800	3.300	3.800	3.300	3.800
	FIFR	Number of data points = 01	4.300	5.000	3.800	4.400	3.800	4.400	3.800	4.400
		Number of data points = 96	33.500	35.500	24.800	25.700	24.800	25.700	24.800	25.700
	FPOP	Number of data points = 01	4.300	5.900	3.800	5.300	3.800	5.300	3.800	5.300
		Number of data points = 96	4.300	5.900	3.700	5.400	3.700	5.400	3.700	5.400
	FINS	Number of data points = 0	4.800	5.900	3.700	5.300	3.700	5.300	3.700	5.300
		Number of data points = 96	4.300	5.900	3.700	5.300	3.700	5.300	3.700	5.300
	FDEL	Number of data points = 01	4.900	6.500	4.200	5.800	4.200	5.800	4.200	5.800
		Number of data points = 96	34.200	35.900	25.400	25.900	25.400	25.900	25.400	25.900

Category	Instruction	Condition (Device)	Processing Time (μs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	FROM n1 n2	n3 = 1	10.800	24.100	10.700	23.600	10.700	23.600	10.700	23.600	
	Ⓧ n3	n3 = 1000	392.600	413.300	390.900	410.200	390.900	410.200	390.900	410.200	
	DFRO n1 n2	n3 = 1	13.600	27.700	12.600	26.700	12.600	26.700	12.600	26.700	
	Ⓧ n3	n3 = 500	392.600	413.300	390.900	410.200	390.900	410.200	390.900	410.200	
	TO n1 n2	n3 = 1	10.200	21.900	9.600	21.300	9.600	21.300	9.600	21.300	
	Ⓧ n3	n3 = 1000	373.700	394.100	372.500	390.800	372.500	390.800	372.500	390.800	
	DTO n1 n2	n3 = 1	13.000	26.700	12.000	25.700	12.000	25.700	12.000	25.700	
	Ⓧ n3	n3 = 500	373.700	394.100	372.500	390.800	372.500	390.800	372.500	390.800	
	LEDR	No display → no display		2.400	2.600	1.900	2.000	1.900	2.000	1.900	2.000
		LED instruction execution → no display		28.100	39.400	24.400	35.800	24.400	35.800	24.400	35.800
	BINDA	Ⓧ = 1		4.900	6.500	4.300	5.600	4.300	5.600	4.300	5.600
		Ⓧ = -32768		7.200	8.700	6.500	8.000	6.500	8.000	6.500	8.000
	DBINDA	Ⓧ = 1		5.700	7.100	4.900	6.300	4.900	6.300	4.900	6.300
		Ⓧ = -2147483648		10.400	12.000	9.600	11.000	9.600	11.000	9.600	11.000
	BINHA Ⓧ Ⓧ	Ⓧ = 1		4.400	5.900	3.800	5.200	3.800	5.200	3.800	5.200
		Ⓧ = FFFF <sub>H</sub>		4.400	5.800	3.700	5.200	3.700	5.200	3.700	5.200
	DBINHA Ⓧ Ⓧ	Ⓧ = 1		5.200	6.700	4.600	6.000	4.600	6.000	4.600	6.000
		Ⓧ = FFFFFFFF <sub>H</sub>		5.100	6.500	4.600	6.000	4.600	6.000	4.600	6.000
	BCDDA Ⓧ Ⓧ	Ⓧ = 1		4.300	5.800	3.600	5.000	3.600	5.000	3.600	5.000
		Ⓧ = 9999		4.700	6.100	4.100	5.400	4.100	5.400	4.100	5.400
	DBCDDA Ⓧ Ⓧ	Ⓧ = 1		4.800	6.300	4.000	5.500	4.000	5.500	4.000	5.500
		Ⓧ = 99999999		5.600	7.100	4.900	6.300	4.900	6.300	4.900	6.300
	DABIN Ⓧ Ⓧ	Ⓧ = 1		6.500	8.500	5.800	7.800	5.800	7.800	5.800	7.800
		Ⓧ = -32768		6.300	8.300	5.600	7.700	5.600	7.700	5.600	7.700
	DDABIN Ⓧ Ⓧ	Ⓧ = 1		9.400	11.500	8.500	10.500	8.500	10.500	8.500	10.500
		Ⓧ = -2147483648		9.100	11.200	8.100	10.200	8.100	10.200	8.100	10.200
	HABIN Ⓧ Ⓧ	Ⓧ = 1		4.900	7.100	4.400	6.400	4.400	6.400	4.400	6.400
		Ⓧ = FFFF <sub>H</sub>		5.100	7.300	4.600	6.500	4.600	6.500	4.600	6.500
	DHABIN Ⓧ Ⓧ	Ⓧ = 1		6.000	8.100	5.300	7.300	5.300	7.300	5.300	7.300
		Ⓧ = FFFFFFFF <sub>H</sub>		6.300	8.500	5.600	7.700	5.600	7.700	5.600	7.700
DABCD Ⓧ Ⓧ	Ⓧ = 1		5.000	7.100	4.400	6.300	4.400	6.300	4.400	6.300	
	Ⓧ = 9999		5.000	7.100	4.300	6.300	4.300	6.300	4.300	6.300	
DDABCD Ⓧ Ⓧ	Ⓧ = 1		6.200	8.300	5.500	7.400	5.500	7.400	5.500	7.400	
	Ⓧ = 99999999		6.200	8.300	5.500	7.500	5.500	7.500	5.500	7.500	
COMRD	—		51.600	52.400	50.900	51.200	50.900	51.200	50.900	51.200	
LEN	1 character		4.100	6.200	3.600	5.500	3.600	5.500	3.600	5.500	
	96 characters		19.800	22.200	16.800	18.700	16.800	18.700	16.800	18.700	
STR	—		6.900	11.100	6.600	10.400	6.600	10.400	6.600	10.400	

Category	Instruction	Condition (Device)	Processing Time (μs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	DSTR	—	10.200	12.500	9.600	11.500	9.600	11.500	9.600	11.500	
	VAL	—	9.800	14.200	8.900	13.000	8.900	13.000	8.900	13.000	
	DVAL	—	14.000	18.700	12.700	16.800	12.700	16.800	12.700	16.800	
	ESTR	—	18.700	24.100	17.900	23.100	17.900	23.100	17.900	23.100	
	EVAL	Decimal point format all 2-digit specification		23.300	30.400	22.800	29.000	22.800	29.000	22.800	29.000
		Exponent format all 6-digit specification		23.300	30.500	22.500	29.000	22.500	29.000	22.500	29.000
	ASC (S) (D) n	n = 1		5.600	9.000	5.400	8.300	5.400	8.300	5.400	8.300
		n = 96		28.700	32.100	25.200	28.400	25.200	28.400	25.200	28.400
	HEX (S) (D) n	n = 1		6.000	9.700	5.400	9.000	5.400	9.000	5.400	9.000
		n = 96		35.600	39.800	31.300	35.000	31.300	35.000	31.300	35.000
	RIGHT (S) (D) n	n = 1		7.600	9.400	6.600	7.300	6.600	7.300	6.600	7.300
		n = 96		36.300	40.000	29.200	31.600	29.200	31.600	29.200	31.600
	LEFT (S) (D) n	n = 1		6.500	8.900	5.900	8.200	5.900	8.200	5.900	8.200
		n = 96		36.200	39.700	29.200	31.500	29.200	31.500	29.200	31.500
	MIDR	—		9.500	12.100	8.100	10.300	8.100	10.300	8.100	10.300
	MIDW	—		10.300	12.000	8.800	10.200	8.800	10.200	8.800	10.200
	INSTR	No match		19.300	21.800	16.600	18.400	16.600	18.400	16.600	18.400
		Match	Head	10.300	12.800	9.100	10.900	9.100	10.900	9.100	10.900
			End	51.100	54.200	42.700	44.900	42.700	44.900	42.700	44.900
	EMOD	—		10.300	11.800	9.600	11.000	9.600	11.000	9.600	11.000
	EREXP	—		19.300	21.000	18.800	20.100	18.800	20.100	18.800	20.100
	STRINS (S) (D) n	(S) = 128 / (D) = 40 / n = 1		41.100	54.200	35.300	47.600	35.300	47.600	35.300	47.600
		(S) = 128 / (D) = 40 / n = 48		56.700	81.400	48.600	61.700	48.600	61.700	48.600	61.700
	STRDEL (S) (D) n	(S) = 128 / (D) = 40 / n = 1		39.000	49.500	34.800	44.600	34.800	44.600	34.800	44.600
		(S) = 128 / (D) = 40 / n = 48		36.000	45.200	29.200	38.100	29.200	38.100	29.200	38.100
	SIN	Single precision		4.500	6.200	4.100	5.700	4.100	5.700	4.100	5.700
	COS	Single precision		4.300	6.000	4.000	5.600	4.000	5.600	4.000	5.600
	TAN	Single precision		5.100	7.200	5.100	6.700	5.100	6.700	5.100	6.700
	ASIN	Single precision		6.100	8.900	5.900	8.500	5.900	8.500	5.900	8.500
	ACOS	Single precision		6.800	9.300	6.700	8.900	6.700	8.900	6.700	8.900
	ATAN	Single precision		4.000	6.500	3.900	6.000	3.900	6.000	3.900	6.000
	SIND	Double precision		8.800	14.300	8.500	13.800	8.500	13.800	8.500	13.800
	COSD	Double precision		9.300	15.100	8.800	14.600	8.800	14.600	8.800	14.600
	TAND	Double precision		11.200	16.900	10.800	16.500	10.800	16.500	10.800	16.500
	ASIND	Double precision		12.000	17.100	11.600	16.600	11.600	16.600	11.600	16.600
	ACOSD	Double precision		11.700	16.500	11.200	16.200	11.200	16.200	11.200	16.200
	ATAND	Double precision		9.500	14.200	9.100	13.800	9.100	13.800	9.100	13.800
	RAD	Single precision		2.500	4.800	2.100	4.300	2.100	4.300	2.100	4.300
	RADD	Double precision		4.000	9.600	3.600	9.200	3.600	9.200	3.600	9.200
	DEG	Single precision		2.500	4.700	2.200	4.400	2.200	4.400	2.200	4.400
DEGD	Double precision		4.300	9.000	3.800	9.000	3.800	9.000	3.800	9.000	
SQR	Single precision		3.000	4.600	2.600	4.300	2.600	4.300	2.600	4.300	
SQRD	Double precision		5.600	11.500	5.200	11.000	5.200	11.000	5.200	11.000	



Category	Instruction	Condition (Device)		Processing Time (µs)								
				Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	EXP <sup>Ⓢ</sup> <sup>Ⓓ</sup>	Single precision	<sup>Ⓢ</sup> = -10	4.000	6.100	3.800	5.500	3.800	5.500	3.800	5.500	
			<sup>Ⓢ</sup> = 1	4.000	6.100	3.800	5.600	3.800	5.600	3.800	5.600	
	EXPD <sup>Ⓢ</sup> <sup>Ⓓ</sup>	Double precision	<sup>Ⓢ</sup> = -10	8.700	13.900	8.200	13.500	8.200	13.500	8.200	13.500	
			<sup>Ⓢ</sup> = 1	8.400	13.600	8.000	13.200	8.000	13.200	8.000	13.200	
	LOG <sup>Ⓢ</sup> <sup>Ⓓ</sup>	Single precision	<sup>Ⓢ</sup> = 1	4.100	6.900	3.800	6.400	3.800	6.400	3.800	6.400	
			<sup>Ⓢ</sup> = 10	5.600	8.200	5.200	7.700	5.200	7.700	5.200	7.700	
	LOGD <sup>Ⓢ</sup> <sup>Ⓓ</sup>	Double precision	<sup>Ⓢ</sup> = 1	8.100	13.000	7.700	12.500	7.700	12.500	7.700	12.500	
			<sup>Ⓢ</sup> = 10	9.700	14.800	9.200	14.300	9.200	14.300	9.200	14.300	
	RND	—		1.200	2.300	0.800	1.800	0.800	1.800	0.800	1.800	
	SRND	—		1.400	2.400	1.100	2.000	1.100	2.000	1.100	2.000	
	BSQR <sup>Ⓢ</sup> <sup>Ⓓ</sup>	—		<sup>Ⓢ</sup> = 0	1.800	3.300	1.600	2.800	1.600	2.800	1.600	2.800
		—		<sup>Ⓢ</sup> = 9999	5.100	8.800	5.100	8.000	5.100	8.000	5.100	8.000
	BDSQR <sup>Ⓢ</sup> <sup>Ⓓ</sup>	—		<sup>Ⓢ</sup> = 0	1.900	3.400	1.500	3.000	1.500	3.000	1.500	3.000
		—		<sup>Ⓢ</sup> = 99999999	7.500	10.200	7.500	9.900	7.500	9.900	7.500	9.900
	BSIN	—		8.600	15.100	8.100	14.500	8.100	14.500	8.100	14.500	
	BCOS	—		7.800	14.400	7.800	13.700	7.800	13.700	7.800	13.700	
	BTAN	—		9.000	13.800	9.000	13.300	9.000	13.300	9.000	13.300	
	BASIN	—		10.600	13.400	10.100	12.800	10.100	12.800	10.100	12.800	
	BACOS	—		11.600	14.400	11.100	14.100	11.100	14.100	11.100	14.100	
	BATAN	—		9.800	11.700	9.100	10.900	9.100	10.900	9.100	10.900	
	POW <sup>Ⓢ1</sup> <sup>Ⓢ2</sup> <sup>Ⓓ</sup>	Single precision	—		8.750	11.400	8.400	10.900	8.400	10.900	8.400	10.900
			<sup>Ⓢ1</sup> = 12.3 E + 5	<sup>Ⓢ2</sup> = 3.45 E + 0								
	POWD <sup>Ⓢ1</sup> <sup>Ⓢ2</sup> <sup>Ⓓ</sup>	Double precision	—									
	LOG10	Single precision		18.600	27.200	18.200	26.500	18.200	26.500	18.200	26.500	
	LOG10D	Double precision										
	LIMIT	—		5.900	8.550	5.700	8.050	5.700	8.050	5.700	8.050	
	DLIMIT	—		11.500	19.400	11.100	18.600	11.100	18.600	11.100	18.600	
	BAND	—		2.800	3.100	2.400	2.700	2.400	2.700	2.400	2.700	
DBAND	—		3.200	3.500	2.800	3.000	2.800	3.000	2.800	3.000		
ZONE	—		3.000	4.300	2.700	3.800	2.700	3.800	2.700	3.800		
DZONE	—		3.600	5.100	3.300	4.600	3.300	4.600	3.300	4.600		

Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	SCL S1 S2 D	SM750 = ON	Point No.1 < S1 <	13.200	23.600	12.300	22.500	12.300	22.500	12.300	22.500
			Point No.2 Point No.9 < S1 < Point No.10	13.300	23.600	12.600	22.700	12.600	22.700	12.600	22.700
		SM750 = OFF	Point No.1 < S1 <	12.000	23.100	11.400	22.200	11.400	22.200	11.400	22.200
			Point No.2 Point No.9 < S1 < Point No.10	14.100	25.300	12.800	23.900	12.800	23.900	12.800	23.900
	DSCL S1 S2 D	SM750 = ON	Point No.1 < S1 <	12.800	23.800	11.900	23.000	11.900	23.000	11.900	23.000
			Point No.2 Point No.9 < S1 < Point No.10	12.900	23.900	12.100	23.000	12.100	23.000	12.100	23.000
		SM750 = OFF	Point No.1 < S1 <	11.500	22.400	10.900	21.500	10.900	21.500	10.900	21.500
			Point No.2 Point No.9 < S1 < Point No.10	13.800	24.900	12.700	23.600	12.700	23.600	12.700	23.600
	SCL2 S1 S2 D	SM750 = ON	Point No.1 < S1 <	12.700	24.200	11.900	23.300	11.900	23.300	11.900	23.300
			Point No.2 Point No.9 < S1 < Point No.10	12.900	24.600	12.100	23.300	12.100	23.300	12.100	23.300
		SM750 = OFF	Point No.1 < S1 <	12.300	23.400	11.500	22.600	11.500	22.600	11.500	22.600
			Point No.2 Point No.9 < S1 < Point No.10	13.700	25.000	12.600	23.900	12.600	23.900	12.600	23.900
	DSCL2 S1 S2 D	SM750 = ON	Point No.1 < S1 <	12.600	23.800	11.800	22.900	11.800	22.900	11.800	22.900
			Point No.2 Point No.9 < S1 < Point No.10	13.000	23.900	12.200	22.800	12.200	22.800	12.200	22.800
		SM750 = OFF	Point No.1 < S1 <	11.500	22.400	11.000	21.400	11.000	21.400	11.000	21.400
			Point No.2 Point No.9 < S1 < Point No.10	13.900	24.900	12.800	23.600	12.800	23.600	12.800	23.600

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	RSET	Standard RAM	3.000	6.300	2.700	5.900	2.700	5.900	2.700	5.900	
		SRAM card	3.000	6.400	2.600	5.800	2.600	5.800	2.600	5.800	
	QDRSET	SRAM card to standard RAM	120.000	134.000	115.000	134.000	115.000	134.000	115.000	134.000	
		Standard RAM to SRAM card	533.000	560.000	520.000	553.000	520.000	553.000	520.000	553.000	
	QCDSET	SRAM card to standard ROM	306.000	346.000	305.000	346.000	305.000	346.000	305.000	346.000	
		Standard ROM to SRAM card	311.000	342.000	300.000	334.000	300.000	334.000	300.000	334.000	
	DATERD	—	3.200	5.000	2.500	4.200	2.500	4.200	2.500	4.200	
	DATEWR	—	4.900	9.700	4.100	8.900	4.100	8.900	4.100	8.900	
	DATE +	No digit increase	5.100	8.000	4.700	6.600	4.700	6.600	4.700	6.600	
		Digit increase	5.700	8.000	4.600	6.500	4.600	6.500	4.600	6.500	
	DATE -	No digit increase	5.800	8.500	4.600	7.000	4.600	7.000	4.600	7.000	
		Digit increase	5.700	7.400	4.600	6.500	4.600	6.500	4.600	6.500	
	SECOND	—	2.600	3.900	2.200	3.400	2.200	3.400	2.200	3.400	
	HOUR	—	2.900	4.800	2.400	4.300	2.400	4.300	2.400	4.300	
	LDDT =	Comparison of specified date	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
			In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		Comparison of current date	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
			In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
	ANDDT =	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified date	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
			In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison of current date	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
			In non-conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
		ORDT =	When not executed		0.008		0.038		0.038		0.038
	Comparison of specified date		In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
	Comparison of current date		In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
			In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
	LDDT <>		Comparison of specified date	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800
		In non-conductive status		7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
Comparison of current date		In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700	
		In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700	
ANDDT <>	When not executed		0.008		0.038		0.038		0.038		
	Comparison of specified date	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700	
		In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700	
	Comparison of current date	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300	
		In non-conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300	
	ORDT <>	When not executed		0.008		0.038		0.038		0.038	
Comparison of specified date		In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800	
		In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800	
Comparison of current date		In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600	
		In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600	

Category	Instruction	Condition (Device)		Processing Time (µs)							
				Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Application instruction	LDDT>	Comparison of specified date	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
			In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		Comparison of current date	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
			In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
	ANDDT>	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified date	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
			In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison of current date	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
	In non-conductive status		5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300	
	ORDT>	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified date	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current date	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
	In non-conductive status		5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600	
	LDDT<=	Comparison of specified date	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
			In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		Comparison of current date	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
			In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
	ANDDT<=	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified date	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
			In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison of current date	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
	In non-conductive status		5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300	
	ORDT<=	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified date	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current date	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
	In non-conductive status		5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600	
	LDDT<	Comparison of specified date	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
			In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
Comparison of current date		In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700	
		In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700	
ANDDT<	When not executed		0.008		0.038		0.038		0.038		
	Comparison of specified date	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700	
		In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700	
	Comparison of current date	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300	
In non-conductive status		5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300		

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	ORDT<	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified date	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current date	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
			In non-conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
	LDDT>=	Comparison of specified date	In conductive status	7.400	11.400	6.800	10.900	6.800	10.900	6.800	10.900
			In non-conductive status	7.400	11.600	6.800	10.900	6.800	10.900	6.800	10.900
		Comparison of current date	In conductive status	5.900	10.000	5.500	9.700	5.500	9.700	5.500	9.700
			In non-conductive status	5.900	10.100	5.500	9.700	5.500	9.700	5.500	9.700
	ANDDT>=	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified date	In conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
			In non-conductive status	7.200	11.400	6.500	10.700	6.500	10.700	6.500	10.700
		Comparison of current date	In conductive status	5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300
	In non-conductive status		5.700	9.900	5.300	9.300	5.300	9.300	5.300	9.300	
	ORDT>=	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified date	In conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.400	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current date	In conductive status	5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600
	In non-conductive status		5.900	10.000	5.400	9.600	5.400	9.600	5.400	9.600	
	LDTM=	Comparison of specified clock	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current clock	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
			In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
	ANDTM=	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified clock	In conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
			In non-conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
		Comparison of current clock	In conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
	In non-conductive status		5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500	
	ORTM=	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified clock	In conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
			In non-conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
		Comparison of current clock	In conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
LDTM<>	Comparison of specified clock	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800	
		In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800	
	Comparison of current clock	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500	
		In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500	

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	ANDTM<>	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified clock	In conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
			In non-conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
		Comparison of current clock	In conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
			In non-conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
	ORTM<>	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified clock	In conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
			In non-conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
		Comparison of current clock	In conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
			In non-conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
	LDTM>	Comparison of specified clock	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current clock	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
			In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
	ANDTM>	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified clock	In conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
			In non-conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
		Comparison of current clock	In conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
			In non-conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500
	ORTM>	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified clock	In conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
			In non-conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
		Comparison of current clock	In conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
			In non-conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
	LDTM<=	Comparison of specified clock	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current clock	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
			In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
	ANDTM<=	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified clock	In conductive status	7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800
In non-conductive status			7.000	11.500	6.300	10.800	6.300	10.800	6.300	10.800	
Comparison of current clock		In conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500	
		In non-conductive status	5.500	9.900	5.100	9.500	5.100	9.500	5.100	9.500	

Category	Instruction	Condition (Device)	Processing Time (µs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	ORTM<=	When not executed		0.008		0.038		0.038		0.038	
		Comparison of specified clock	In conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
			In non-conductive status	7.300	11.500	6.600	10.800	6.600	10.800	6.600	10.800
		Comparison of current clock	In conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
			In non-conductive status	5.900	9.900	5.300	9.500	5.300	9.500	5.300	9.500
	LDTM<	Comparison of specified clock	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current clock	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
			In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
	ANDTM<	When not executed		0.480		0.320		0.240		0.240	
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
	ORTM<	When not executed		0.480		0.320		0.240		0.240	
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
	LDTM<	Comparison of specified clock	In conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
			In non-conductive status	7.300	11.500	6.700	10.800	6.700	10.800	6.700	10.800
		Comparison of current clock	In conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
			In non-conductive status	5.800	9.900	5.400	9.500	5.400	9.500	5.400	9.500
	ANDTM<	When not executed		0.480		0.320		0.240		0.240	
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
			In non-conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
	ORTM<	When not executed		0.480		0.320		0.240		0.240	
		Comparison of specified clock	In conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
			In non-conductive status	8.200	25.500	8.200	25.500	6.500	25.500	6.500	25.500
		Comparison of current clock	In conductive status	6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100
In non-conductive status			6.500	23.100	6.500	23.100	6.500	23.100	6.500	23.100	
S.DATERD	—		9.250	51.000	9.250	51.000	9.250	51.000	9.250	51.000	
S.DATE +	No digit increase		16.800	75.400	16.800	75.400	16.800	75.400	16.800	75.400	
	Digit increase		16.800	75.400	16.800	75.400	16.800	75.400	16.800	75.400	
S.DATE -	No digit increase		17.600	75.300	17.600	75.300	17.600	75.300	17.600	75.300	
	Digit increase		16.900	75.300	16.900	75.300	16.900	75.300	16.900	75.300	

Category	Instruction	Condition (Device)	Processing Time (μs)								
			Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/ Q26UD(E)HCPU		Q50/Q100 UDEHCPU		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Application instruction	PSTOP	—	82.200	199.000	82.200	199.000	82.200	199.000	82.200	199.000	
	POFF	—	82.600	198.000	82.600	198.000	82.600	198.000	82.600	198.000	
	PSCAN	—	83.600	200.000	83.600	200.000	83.600	200.000	83.600	200.000	
	WDT	—	2.900	12.000	2.900	12.000	2.900	12.000	2.900	12.000	
	DUTY	—	7.700	27.500	7.700	27.500	7.700	27.500	7.700	27.500	
	TIMCHK	—	5.350	24.500	5.350	24.500	5.350	24.500	5.350	24.500	
	ZRRDB	File register of standard RAM		4.100	4.200	4.100	4.200	4.100	4.200	4.100	4.200
		File register of SRAM card		—	—	—	—	—	—	—	—
	ZRWRB	File register of standard RAM		5.400	5.500	5.400	5.500	5.400	5.500	5.400	5.500
		File register of SRAM card		—	—	—	—	—	—	—	—
	ADRSET	—	2.400	6.650	2.400	6.650	2.400	6.650	2.400	6.650	
	ZPUSH	—	9.200	20.500	9.200	20.500	9.200	20.500	9.200	20.500	
	ZPOP	—	9.000	15.500	9.000	15.500	9.000	15.500	9.000	15.500	
	S.ZCOM	When mounting CC-Link module (Master station side)		19.600	26.500	19.300	26.000	19.300	26.000	19.300	26.000
		When mounting CC-Link module (Local station side)		19.600	26.500	19.100	26.200	19.100	26.200	19.100	26.200
		• When selecting MELSECNET/ H refresh only (control station side) • When selecting CC-Link IE Controller Network refresh only (control station side)		53.500	73.500	53.000	72.700	53.000	72.700	53.000	72.700
		• When selecting MELSECNET/ H refresh only (normal station side) • When selecting CC-Link IE Controller Network refresh only (normal station side)		29.800	61.100	29.800	60.800	29.800	60.800	29.800	60.800
		When selecting CC-Link IE Field Network refresh only (master station side)		31.500	60.000	31.000	58.000	31.000	58.000	31.000	58.000
		When selecting CC-Link IE Field Network refresh only (local station side)		31.500	60.000	31.000	58.000	31.000	58.000	31.000	58.000
	S.RTREAD	—	8.200	20.500	7.400	19.000	7.400	19.000	7.400	19.000	
	S.RTWRITE	—	8.700	21.500	8.300	19.800	8.300	19.800	8.300	19.800	
	UNIRD n1 ⊕ n2	n2 = 1		4.000	8.400	3.700	8.000	3.700	8.000	3.700	8.000
		n2 = 16		12.500	17.000	12.200	16.600	12.200	16.600	12.200	16.600
	TYPERD	—	29.800	53.000	29.500	52.300	29.500	52.300	29.500	52.300	
	TRACE	Start		46.600	48.300	43.800	44.700	43.800	44.700	43.800	44.700
	TRACER	—		3.300	6.800	2.600	6.000	2.600	6.000	2.600	6.000
	RBNOV ⊕ ⊕ n	When standard RAM is used	1 point	11.300	16.800	9.200	15.100	9.200	15.100	9.200	15.100
			1000 points	120.700	127.100	61.000	68.600	61.000	68.600	61.000	68.600
		When SRAM card is used	1 point	11.200	16.700	9.400	15.600	9.400	15.600	9.400	15.600
			1000 points	180.700	187.100	165.000	172.600	165.000	172.600	165.000	172.600
	SP.FWRITE	—	6.700	11.100	6.000	10.400	6.000	10.400	6.000	10.400	
	SP.FREAD	—	5.900	11.000	5.400	10.500	5.400	10.500	5.400	10.500	
SP.DEVST	—	4.500	36.500	4.000	34.500	4.000	34.500	4.000	34.500		
S.DEVLD	—	11.000	17.800	10.000	17.000	10.000	17.000	10.000	17.000		



Category	Instruction	Condition (Device)		Processing Time (μs)							
				Q03 UD(E)CPU		Q04/Q06 UD(E)HCPU		Q10/Q13/Q20/Q26UD(E)HCPU		Q50/Q100 UDEHCPU	
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
Multiple CPU dedicated instruction	S.TO n1 n2 n3 n4 (D)	Writing to host CPU shared memory	n4 = 1	34.700	34.900	33.500	34.400	33.500	34.400	33.500	34.400
			n4 = 320	85.900	87.600	75.200	75.500	75.200	75.500	75.200	75.500
	TO n1 n2 (S) n3	Writing to host CPU shared memory	n3 = 1	4.700	23.800	5.200	23.300	5.200	23.300	5.200	23.300
			n3 = 320	57.500	76.200	47.100	64.500	47.100	64.500	47.100	64.500
	DTO n1 n2 (S) n3	Writing to host CPU shared memory	n3 = 1	5.300	23.800	5.800	23.300	5.800	23.300	5.800	23.300
			n3 = 320	111.300	128.400	91.500	108.500	91.500	108.500	91.500	108.500
	FROM n1 n2 (D) n3	Reading from host CPU shared memory	n3 = 1	5.000	23.800	4.300	23.300	4.300	23.300	4.300	23.300
			n3 = 320	51.400	65.600	44.400	60.700	44.400	60.700	44.400	60.700
		Reading from other CPU shared memory	n3 = 1	11.600	17.700	10.600	13.900	10.600	13.900	10.600	13.900
	DFRO n1 n2 (D) n3	Reading from host CPU shared memory	n3 = 1	5.200	23.800	5.600	23.300	5.600	23.300	5.600	23.300
			n3 = 320	96.400	113.200	83.600	100.800	83.600	100.800	83.600	100.800
		Reading from other CPU shared memory	n3 = 1	12.900	20.800	12.200	17.100	12.200	17.100	12.200	17.100
n3 = 320			277.000	299.000	274.000	291.000	274.000	291.000	274.000	291.000	
n3 = 1000			838.000	860.000	835.000	857.000	835.000	857.000	835.000	857.000	
Multiple CPU high-speed transmission dedicated instruction	D.DDWR n (S1) (S2) (D1) (D2)	Writes devices to another CPU.	n=1	34.700	34.900	33.500	34.400	33.500	34.400	33.500	34.400
			n=16	85.900	87.600	75.200	75.500	75.200	75.500	75.200	75.500
			n=96	5.600	10.200	3.300	9.900	3.300	9.900	3.300	9.900
	n=1		36.700	42.400	34.300	39.200	34.300	39.200	34.300	39.200	
	n=16		5.000	12.100	3.100	10.500	3.100	10.500	3.100	10.500	
	n=96		59.100	66.800	55.300	65.100	55.300	65.100	55.300	65.100	
	D.DDRD n (S1) (S2) (D1) (D2)	Reads devices from another CPU.	n=1	3.300	12.700	2.400	9.600	2.400	9.600	2.400	9.600
			n=16	50.900	64.400	45.200	48.200	45.200	48.200	45.200	48.200
			n=96	11.600	17.700	10.600	13.900	10.600	13.900	10.600	13.900
	n=1		142.000	160.000	142.000	149.000	142.000	149.000	142.000	149.000	
	n=16		431.000	463.000	422.000	448.000	422.000	448.000	422.000	448.000	
	n=96		6.700	12.600	2.800	9.900	2.800	9.900	2.800	9.900	

**Remark**

The instructions for which a rise execution instruction (□P) is not specified, the processing time is the same as an ON execution instruction.

**Example** WORDP instruction and TOP instruction

(2) Table of the time to be added when file register, extended data register, extended link register, module access device, and link direct device are used

(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

Device name		Data	Device Specification Location	Processing Time (μs)				
				Q00UJCPU	Q00UCPU	Q01UCPU	Q02UCPU	
File register (R)	When standard RAM is used	Bit	Source	0.100	0.100	0.100	0.100	
			Destination	0.100	0.100	0.100	0.100	
		Word	Source	0.100	0.100	0.100	0.100	
			Destination	0.100	0.100	0.100	0.100	
		Double word	Source	0.100	0.100	0.100	0.200	
			Destination	0.100	0.100	0.100	0.200	
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit	Source	—	—	—	0.220	
			Destination	—	—	—	0.180	
		Word	Source	—	—	—	0.220	
			Destination	—	—	—	0.180	
		Double word	Source	—	—	—	0.440	
			Destination	—	—	—	0.380	
	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)	Bit	Source	—	—	—	0.160	
			Destination	—	—	—	0.140	
		Word	Source	—	—	—	0.160	
			Destination	—	—	—	0.140	
		Double word	Source	—	—	—	0.320	
			Destination	—	—	—	0.300	
	File register (ZR)	When standard RAM is used	Bit	Source	0.120	0.120	0.120	0.120
				Destination	0.120	0.120	0.120	0.120
			Word	Source	0.120	0.120	0.120	0.120
				Destination	0.120	0.120	0.120	0.120
			Double word	Source	0.120	0.120	0.120	0.220
				Destination	0.120	0.120	0.120	0.220
When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)		Bit	Source	—	—	—	0.240	
			Destination	—	—	—	0.200	
		Word	Source	—	—	—	0.240	
			Destination	—	—	—	0.200	
		Double word	Source	—	—	—	0.460	
			Destination	—	—	—	0.400	
When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)		Bit	Source	—	—	—	0.180	
			Destination	—	—	—	0.160	
		Word	Source	—	—	—	0.180	
			Destination	—	—	—	0.160	
		Double word	Source	—	—	—	0.340	
			Destination	—	—	—	0.320	
Module access device (Un\G□, U3En\G0 to G4095)		Bit	Source	—	—	—	12.000	
			Destination	—	—	—	17.300	
		Word	Source	—	—	—	9.700	
			Destination	—	—	—	33.000	
		Double word	Source	—	—	—	24.200	
			Destination	—	—	—	34.800	
Link direct device (Jn\□)	Bit	Source	70.900	70.900	70.900	46.200		
		Destination	120.100	120.100	120.100	75.000		
	Word	Source	68.400	68.400	68.400	44.800		
		Destination	53.700	53.700	53.700	33.600		
	Double word	Source	75.600	75.600	75.600	60.300		
		Destination	58.900	58.900	58.900	41.900		

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

Device name		data	Device Specification Location	Processing Time (μs)			
				Q03UD(E) CPU	Q04/Q06UD(E)H CPU	Q10/Q13/Q20/Q26UD(E)HCPU	Q50/Q100UDEH CPU
File register (R)	When standard RAM is used	Bit	Source	0.100	0.048	0.048	0.048
			Destination	0.100	0.038	0.038	0.038
		Word	Source	0.100	0.048	0.048	0.048
			Destination	0.100	0.038	0.038	0.038
		Double word	Source	0.200	0.095	0.095	0.095
			Destination	0.200	0.086	0.086	0.086
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit	Source	0.220	0.200	0.200	0.200
			Destination	0.180	0.162	0.162	0.162
		Word	Source	0.220	0.200	0.200	0.200
			Destination	0.180	0.162	0.162	0.162
		Double word	Source	0.440	0.399	0.399	0.399
			Destination	0.380	0.361	0.361	0.361
	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)	Bit	Source	0.160	0.152	0.152	0.152
			Destination	0.140	0.133	0.133	0.133
		Word	Source	0.160	0.152	0.152	0.152
			Destination	0.140	0.133	0.133	0.133
Double word		Source	0.320	0.304	0.304	0.304	
		Destination	0.300	0.295	0.295	0.295	
File register (ZR)/ Extended data register (D)/ Extended link register (W)	When standard RAM is used	Bit	Source	0.120	0.057	0.057	0.057
			Destination	0.120	0.048	0.048	0.048
		Word	Source	0.120	0.057	0.057	0.057
			Destination	0.120	0.048	0.048	0.048
		Double word	Source	0.220	0.105	0.105	0.105
			Destination	0.220	0.095	0.095	0.095
	When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS)	Bit	Source	0.240	0.209	0.209	0.209
			Destination	0.200	0.171	0.171	0.171
		Word	Source	0.240	0.209	0.209	0.209
			Destination	0.200	0.171	0.171	0.171
		Double word	Source	0.460	0.409	0.409	0.409
			Destination	0.400	0.371	0.371	0.371
	When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS)	Bit	Source	0.180	0.162	0.162	0.162
			Destination	0.160	0.143	0.143	0.143
		Word	Source	0.180	0.162	0.162	0.162
			Destination	0.160	0.143	0.143	0.143
Double word		Source	0.340	0.314	0.314	0.314	
		Destination	0.320	0.304	0.304	0.304	
Module access device (Un\G□, U3En\G0 to G4095)	Bit	Source	11.700	11.200	11.200	11.200	
		Destination	15.400	15.300	15.300	15.300	
	Word	Source	9.460	9.410	9.410	9.410	
		Destination	19.000	19.000	19.000	19.000	
	Double word	Source	11.000	10.900	10.900	10.900	
		Destination	18.800	18.700	18.700	18.700	
Link direct device (Jn\□)	Bit	Source	32.700	31.300	31.300	31.300	
		Destination	52.300	51.800	51.800	51.800	
	Word	Source	30.600	30.100	30.100	30.100	
		Destination	28.900	28.400	28.400	28.400	
	Double word	Source	38.900	38.400	38.400	38.400	
		Destination	34.800	34.300	34.300	34.300	

A

Appendix 1 OPERATION PROCESSING TIME  
Appendix 1.4 Operation Processing Time of Universal Model QCPU

# Appendix 1.5 Operation Processing Time of LCPU

The processing time for the individual instructions are shown in the table on the following pages.

Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.

## Appendix 1.5.1 Subset instruction processing time

The following describes the subset instruction processing time.

### Point

- (1) The processing time shown in "(1) Subset instruction processing time table" applies when the device used in an instruction meets the device condition for subset processing (For device condition triggering subset processing, refer to Page 102, Section 3.5.1).
- (2) When using a file register (R, ZR), extended data register (D), and extended link register (W), add the processing time shown in (2) to that of the instruction.
- (3) When using an F,T(ST),C device with an OUT/SET/RST instruction, add the processing time for each instruction, with reference to the adding time in (3).
- (4) Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.

### (1) Subset instruction processing time table

(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

Category	Instruction	Condition (Device)	Processing Time (μs)				
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
			Min.	Max.	Min.	Max.	
Sequence instruction	LD LDI AND ANI OR ORI LDP LDF ANDP ANDF ORP ORF	When executed		0.040		0.0095	
	LDPI LDFI	When executed		0.120		0.0285	
	ANDPI ANDFI ORPI ORFI	When executed		0.160		0.038	
	OUT	When not changed			0.040		0.0095
		When changed					
	OUT H	When not changed			0.040		0.0095
		When changed					
	SET RST	When not executed					
		When executed	When not changed		0.040		0.0095
	When changed						
Basic instruction	LD=	In conductive status		0.120		0.0285	
		In non-conductive status					
	AND=	When not executed					
		When executed	In conductive status		0.120		0.0285
In non-conductive status							

Category	Instruction	Condition (Device)	Processing Time (μs)			
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
			Min.	Max.	Min.	Max.
Basic instruction	OR=	When not executed				
		When executed	In conductive status		0.120	0.0285
			In non-conductive status			
	LD<>	In conductive status		0.120	0.0285	
		In non-conductive status				
	AND<>	When not executed				
		When executed	In conductive status		0.120	0.0285
			In non-conductive status			
	OR<>	When not executed				
		When executed	In conductive status		0.120	0.0285
			In non-conductive status			
	LD>	In conductive status		0.120	0.0285	
		In non-conductive status				
	AND>	When not executed				
		When executed	In conductive status		0.120	0.0285
			In non-conductive status			
	OR>	When not executed				
		When executed	In conductive status		0.120	0.0285
			In non-conductive status			
	LD<=	In conductive status		0.120	0.0285	
		In non-conductive status				
	AND<=	When not executed				
		When executed	In conductive status		0.120	0.0285
			In non-conductive status			
	OR<=	When not executed				
		When executed	In conductive status		0.120	0.0285
			In non-conductive status			
	LD<	In conductive status		0.120	0.0285	
		In non-conductive status				
	AND<	When not executed				
When executed		In conductive status		0.120	0.0285	
		In non-conductive status				
OR<	When not executed					
	When executed	In conductive status		0.120	0.0285	
		In non-conductive status				
LD>=	In conductive status		0.120	0.0285		
	In non-conductive status					
AND>=	When not executed					
	When executed	In conductive status		0.120	0.0285	
		In non-conductive status				
OR>=	When not executed					
	When executed	In conductive status		0.120	0.0285	
		In non-conductive status				
LDD=	In conductive status		0.120	0.0285		
	In non-conductive status					
ANDD=	When not executed					
	When executed	In conductive status		0.120	0.0285	
		In non-conductive status				
ORD=	When not executed					
	When executed	In conductive status		0.120	0.0285	
		In non-conductive status				
LDD<>	In conductive status		0.120	0.0285		
	In non-conductive status					

Category	Instruction	Condition (Device)	Processing Time (µs)			
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
			Min.	Max.	Min.	Max.
Basic instruction	ANDD<>	When not executed				
		When executed	In conductive status	0.120	0.0285	
			In non-conductive status			
	ORD<>	When not executed				
		When executed	In conductive status	0.120	0.0285	
			In non-conductive status			
	LDD>	In conductive status		0.120		0.0285
		In non-conductive status				
	ANDD>	When not executed				
		When executed	In conductive status	0.120	0.0285	
			In non-conductive status			
	ORD>	When not executed				
		When executed	In conductive status	0.120	0.0285	
			In non-conductive status			
	LDD<=	In conductive status		0.120		0.0285
		In non-conductive status				
	ANDD<=	When not executed				
		When executed	In conductive status	0.120	0.0285	
			In non-conductive status			
	ORD<=	When not executed				
		When executed	In conductive status	0.120	0.0285	
			In non-conductive status			
	LDD<	In conductive status		0.120		0.0285
		In non-conductive status				
	ANDD<	When not executed				
		When executed	In conductive status	0.120	0.0285	
			In non-conductive status			
	ORD<	When not executed				
		When executed	In conductive status	0.120	0.0285	
			In non-conductive status			
LDD>=	In conductive status		0.120		0.0285	
	In non-conductive status					
ANDD>=	When not executed					
	When executed	In conductive status	0.120	0.0285		
		In non-conductive status				
ORD>=	When not executed					
	When executed	In conductive status	0.120	0.0285		
		In non-conductive status				
+ (S) (D)	When executed		0.120		0.0285	
+ (S1) (S2) (D)	When executed		0.160		0.038	
- (S) (D)	When executed		0.120		0.0285	
- (S1) (S2) (D)	When executed		0.160		0.038	
D + (S) (D)	When executed		0.120		0.0285	
D + (S1) (S2) (D)	When executed		0.160		0.038	
D - (S) (D)	When executed		0.120		0.0285	
D - (S1) (S2) (D)	When executed		0.160		0.038	
* (S1) (S2) (D)	When executed		0.180		0.057	
/ (S1) (S2) (D)	When executed		0.280		0.105	
D * (S1) (S2) (D)	When executed		0.260		0.095	
D / (S1) (S2) (D)	When executed		0.400		0.162	
B + (S) (D)	When executed		3.100	6.800	2.900	4.100
B + (S1) (S2) (D)	When executed		4.800	8.900	4.200	5.900

Category	Instruction	Condition (Device)	Processing Time (μs)				
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
			Min.	Max.	Min.	Max.	
Basic instruction	B - (S) (D)	When executed	3.100	6.800	2.900	4.100	
	B - (S1) (S2) (D)	When executed	4.800	8.900	4.200	4.600	
	B * (S1) (S2) (D)	When executed	3.900	7.400	3.400	4.800	
	B/ (S1) (S2) (D)	When executed	3.900	8.500	3.700	5.200	
	E + (S) (D)	Single precision	(S) = 0, (D) = 0	0.180		0.057	
			(S) = 2 <sup>127</sup> , (D) = 2 <sup>127</sup>	0.180		0.057	
	E + (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	0.220		0.0665	
			(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	0.220		0.0665	
	E - (S) (D)	Single precision	(S) = 0, (D) = 0	0.180		0.057	
			(S) = 2 <sup>127</sup> , (D) = 2 <sup>127</sup>	0.180		0.057	
	E - (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	0.220		0.0665	
			(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	0.220		0.0665	
	E * (S1) (S2) (D)	Single precision	(S1) = 0, (S2) = 0	0.180		0.057	
			(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	0.180		0.057	
	E/ (S1) (S2) (D)	Single precision	(S1) = 2 <sup>127</sup> , (S2) = 2 <sup>127</sup>	3.900	8.500	0.285	
	INC	When executed		0.080		0.019	
	DINC	When executed		0.080		0.019	
	DEC	When executed		0.080		0.019	
	DDEC	When executed		0.080		0.019	
	BCD	When executed		0.160		0.057	
	DBCD	When executed		0.240		0.095	
	BIN	When executed		0.100		0.0285	
	DBIN	When executed		0.100		0.0285	
	FLT	Single precision	(S) = 0	0.100		0.0475	
			(S) = 7FFF <sub>H</sub>	0.140		0.0475	
	DFLT	Single precision	(S) = 0	0.140		0.0475	
			(S) = 7FFFFFFF <sub>H</sub>	0.140		0.0475	
	INT	Single precision	(S) = 0	0.140		0.0475	
			(S) = 32766.5	0.140		0.0475	
	DINT	Single precision	(S) = 0	0.140		0.0475	
			(S) = 1234567890.3	0.140		0.0475	
	MOV	—		0.080		0.019	
	DMOV	—		0.080		0.019	
	EMOV	—		0.080		0.019	
	CML	—		0.080		0.019	
	DCML	—		0.080		0.019	
	BMOV	SM237=ON	n=1	3.600	4.100	2.900	3.200
			n=96	4.500	4.700	3.400	3.700
		SM237=OFF	n=1	5.000	7.400	4.200	5.500
			n=96	6.000	7.900	4.700	6.000
FMOV	SM237=ON	n=1	5.900	6.800	2.800	3.200	
		n=96	6.300	11.000	3.000	5.200	
	SM237=OFF	n=1	7.000	8.000	3.400	3.800	
		n=96	5.200	6.900	3.600	5.800	
XCH	—		2.100	4.100	1.800	2.300	
DXCH	—		2.200	4.200	2.100	2.900	

Category	Instruction	Condition (Device)		Processing Time (μs)			
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
				Min.	Max.	Min.	Max.
Basic instruction	DFMOV	SM237=ON	n=1	2.000	3.200	1.750	1.750
			n=96	5.600	6.100	3.650	4.150
		SM237=OFF	n=1	2.900	4.600	2.250	3.150
			n=96	6.100	8.200	4.200	5.500
	CJ	—	2.100	2.900	1.100	2.400	
	SCJ	—	2.100	2.900	1.100	2.400	
JMP	—	2.100	2.900	1.100	2.400		
Application instruction	WAND (S) (D)	When executed		0.120		0.0285	
	WAND (S1) (S2) (D)	When executed		0.160		0.038	
	DAND (S) (D)	When executed		0.120		0.0285	
	DAND (S1) (S2) (D)	When executed		0.160		0.038	
	WOR (S) (D)	When executed		0.120		0.0285	
	WOR (S1) (S2) (D)	When executed		0.160		0.038	
	DOR (S) (D)	When executed		0.120		0.0285	
	DOR (S1) (S2) (D)	When executed		0.160		0.038	
	WXOR (S) (D)	When executed		0.120		0.0285	
	WXOR (S1) (S2) (D)	When executed		0.160		0.038	
	DXOR (S) (D)	When executed		0.120		0.0285	
	DXOR (S1) (S2) (D)	When executed		0.160		0.038	
	WXNR (S) (D)	When executed		0.120		0.0285	
	WXNR (S1) (S2) (D)	When executed		0.160		0.038	
	DXNR (S) (D)	When executed		0.120		0.0285	
	DXNR (S1) (S2) (D)	When executed		0.160		0.038	
	ROR (D) n	n = 1		2.200	4.900	1.700	2.500
		n = 15		2.200	4.900	1.700	2.500
	RCR (D) n	n = 1		2.100	4.800	1.700	3.200
		n = 15		2.100	4.800	1.700	3.200
	ROL (D) n	n = 1		2.100	4.800	1.800	3.200
		n = 15		2.100	4.800	1.800	3.200
	RCL (D) n	n = 1		2.100	5.200	1.800	2.200
		n = 15		2.100	5.200	1.800	2.200
	DROR (D) n	n = 1		2.200	5.200	1.900	2.700
		n = 31		2.200	5.200	1.900	2.700
	DRCR (D) n	n = 1		2.200	5.900	1.900	4.200
		n = 31		2.200	5.900	1.900	4.200
	DROL (D) n	n = 1		2.200	4.900	1.800	3.300
		n = 31		2.200	4.900	1.800	3.300
	DRCL (D) n	n = 1		2.200	5.900	1.900	3.800
		n = 31		2.200	5.900	1.900	3.800
	SFR (D) n	n = 1		2.200	4.600	1.700	2.600
		n = 15		2.200	4.600	1.700	2.600
	SFL (D) n	n = 1		2.200	4.600	1.800	2.700
		n = 15		2.200	4.600	1.800	2.700
	DSFR (D) n	n = 1		2.200	6.100	2.200	4.300
		n = 96		33.400	38.100	23.900	26.100
	DSFL (D) n	n = 1		2.200	6.100	2.100	4.000
		n = 96		33.500	38.000	23.700	25.800
	SUM	(S) = 0		3.000	4.800	2.900	3.600
		(S) = FFFF <sub>H</sub>		3.000	4.900	2.900	3.600
	SEG	When executed		1.700	3.600	1.500	2.100



Category	Instruction	Condition (Device)	Processing Time (μs)			
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
			Min.	Max.	Min.	Max.
Application instruction	FOR	—	1.300	3.200	0.870	2.100
	CALL Pn	Internal file pointer	2.600	4.000	2.300	3.600
		Common pointer	4.600	13.500	3.200	4.900
	CALL Pn (S1) to (S5)	—	31.200	36.000	26.100	29.300

**Remark**

For the instructions for which a leading edge instruction (□P) is not described, the processing time is the same as an ON execution instruction.

**Example** MOVDP instruction, WANDP instruction etc.

(2) Table of the time to be added when file register, extended data register, and extended link register are used

(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

Device name		Data	Device Specification Location	Processing Time (μs)	
				L02CPU, L02CPU-P	L26CPU-BT, L26CPU-PBT
File register (R)	When standard RAM is used	Bit	Source	0.100	0.048
			Destination	0.220	0.038
		Word	Source	0.100	0.048
			Destination	0.100	0.038
		Double word	Source	0.200	0.095
			Destination	0.200	0.086
File register (ZR), Extended data register (D), Extended link register (W)	When standard RAM is used	Bit	Source	0.140	0.057
			Destination	0.280	0.048
		Word	Source	0.140	0.057
			Destination	0.140	0.048
		Double word	Source	0.240	0.105
			Destination	0.240	0.095

(3) Table of the time to be added when F/T(ST)/C device is used in OUT/SET/RST instruction

(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

Instruction name	Device name	Condition	Processing Time (μs)		
			L02CPU, L02CPU-P	L26CPU-BT, L26CPU-PBT	
OUT	F	When not executed	2.000	1.570	
		When executed	When displayed	53.100	38.090
			Display completed	53.000	37.980
	T(ST), C	When not executed	0.120	0.030	
		When executed	After time up	0.120	0.030
	When added		0.120	0.030	
SET	F	When not executed	0.040	0.010	
		When executed	When displayed	52.000	40.600
			Display completed	43.600	37.900
RST	F	When not executed	0.040	0.010	
		When executed	When displayed	45.700	36.600
			Display completed	19.000	16.190
	T(ST), C	When not executed	0.120	0.030	
		When executed	0.120	0.030	

**A**

Appendix 1 OPERATION PROCESSING TIME  
Appendix 1.5 Operation Processing Time of LCPu

## Appendix 1.5.2 Processing time of instructions other than subset instruction

The following table shows the processing time of instructions other than subset instructions.

(1) Table of the processing time of instructions other than subset instructions

### Point

- The processing time shown in "(1) Table of the processing time of instructions other than subset instructions" applies when the device used in an instruction does not meet the device condition for subset processing (For device condition that does not trigger subset processing, refer to Page 102, Section 3.5.1).  
For instructions not shown in the following table, refer to "(1) Subset instruction processing time table" in Page 807, Appendix 1.5.1(2).
- When using file register (R, ZR), extended data register (D), extended link register (W), module access device (Un/G□), and link direct device (Jn/□), add the processing time shown in (2) to that of the instruction.
- Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.

(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT

Category	Instruction	Condition (Device)	Processing Time (μs)			
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
			Min.	Max.	Min.	Max.
Sequence instruction	ANB	—	0.040		0.0095	
	ORB					
	MPS					
	MRD					
	MPP					
	INV	When not executed	0.040		0.0095	
		When executed				
	MEP	When not executed	0.040		0.0095	
		When executed				
	EGP	When not executed	0.040		0.0095	
		When executed				
	PLS	—	1.600	1.700	0.890	1.200
	PLF	—	1.600	1.700	0.890	1.200
	FF	When not executed	0.080		0.0185	
		When executed				
	DELTA	When not executed	0.080		0.0185	
		When executed				
	SFT	When not executed	0.080		0.0185	
		When executed				
	MC	—	0.080		0.0185	
MCR	—	0.040		0.0185		
FEND	Error check performed	170.000	210.000	130.000	170.000	
END	No error check performed	170.000	210.000	130.000	170.000	
STOP	—	—		—		
NOP	—	0.040		0.0095		
NOPLF						
PAGE						

Category	Instruction	Condition (Device)		Processing Time (μs)				
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
				Min.	Max.	Min.	Max.	
Basic instruction	LDE=	Single precision	In conductive status		3.900	10.000	0.0285	
			In non-conductive status		3.900	10.000	0.0285	
	ANDE=	Single precision	When not executed		0.120		0.0285	
			When executed	In conductive status	3.400	9.300	0.0285	
	In non-conductive status	3.400		9.300	0.0285			
	ORE=	Single precision	When not executed		0.120		0.0285	
			When executed	In conductive status	3.500	8.500	0.0285	
	In non-conductive status	3.500		8.500	0.0285			
	LDE< >	Single precision	In conductive status		3.900	10.000	0.0285	
			In non-conductive status		3.900	10.000	0.0285	
	ANDE< >	Single precision	When not executed		0.120		0.0285	
			When executed	In conductive status	3.400	9.300	0.0285	
	In non-conductive status	3.400		9.300	0.0285			
	ORE< >	Single precision	When not executed		0.120		0.0285	
			When executed	In conductive status	3.500	8.500	0.0285	
	In non-conductive status	3.500		8.500	0.0285			
	LDE>	Single precision	In conductive status		3.900	10.000	0.0285	
			In non-conductive status		3.900	10.000	0.0285	
	ANDE>	Single precision	When not executed		0.120		0.0285	
			When executed	In conductive status	3.400	9.300	0.0285	
	In non-conductive status	3.400		9.300	0.0285			
	ORE>	Single precision	When not executed		0.120		0.0285	
			When executed	In conductive status	3.500	8.500	0.0285	
	In non-conductive status	3.500		8.500	0.0285			
	LDE<=	Single precision	In conductive status		3.900	10.000	0.0285	
			In non-conductive status		3.900	10.000	0.0285	
	ANDE<=	Single precision	When not executed		0.120		0.0285	
			When executed	In conductive status	3.400	9.300	0.0285	
	In non-conductive status	3.400		9.300	0.0285			
	ORE<=	Single precision	When not executed		0.120		0.0285	
			When executed	In conductive status	3.500	8.500	0.0285	
	In non-conductive status	3.500		8.500	0.0285			
LDE<	Single precision	In conductive status		3.900	10.000	0.0285		
		In non-conductive status		3.900	10.000	0.0285		
ANDE<	Single precision	When not executed		0.120		0.0285		
		When executed	In conductive status	3.400	9.300	0.0285		
In non-conductive status	3.400		9.300	0.0285				
ORE<	Single precision	When not executed		0.120		0.0285		
		When executed	In conductive status	3.500	8.500	0.0285		
In non-conductive status	3.500		8.500	0.0285				
LDE>=	Single precision	In conductive status		3.900	10.000	0.0285		
		In non-conductive status		3.900	10.000	0.0285		
ANDE>=	Single precision	When not executed		0.120		0.0285		
		When executed	In conductive status	3.400	9.300	0.0285		
In non-conductive status	3.400		9.300	0.0285				
ORE>=	Single precision	When not executed		0.120		0.0285		
		When executed	In conductive status	3.500	8.500	0.0285		
In non-conductive status	3.500		8.500	0.0285				
LDED=	Double precision	In conductive status		4.800	16.000	3.500	9.000	
		In non-conductive status		4.800	16.000	3.500	9.000	
ANDED=	Double precision	When not executed		0.120		0.0285		
		When executed	In conductive status	4.400	15.100	3.200	7.500	
In non-conductive status	4.400		15.100	3.200	7.500			

Category	Instruction	Condition (Device)		Processing Time (µs)				
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
				Min.	Max.	Min.	Max.	
Basic instruction	ORED=	Double precision	When not executed		0.120		0.0285	
			When executed	In conductive status	4.500	14.900	3.400	9.200
				In non-conductive status	4.500	14.900	3.400	9.200
	LDED<>	Double precision	In conductive status		4.800	16.000	3.500	9.000
			In non-conductive status		4.800	16.000	3.500	9.000
	ANDED<>	Double precision	When not executed		0.120		0.0285	
			When executed	In conductive status	4.400	15.100	3.200	7.500
				In non-conductive status	4.400	15.100	3.200	7.500
	ORED<>	Double precision	When not executed		0.120		0.0285	
			When executed	In conductive status	4.500	14.900	3.400	9.200
				In non-conductive status	4.500	14.900	3.400	9.200
	LDED>	Double precision	In conductive status		4.800	16.000	3.500	9.000
			In non-conductive status		4.800	16.000	3.500	9.000
	ANDED>	Double precision	When not executed		0.120		0.0285	
			When executed	In conductive status	4.400	15.100	3.200	7.500
				In non-conductive status	4.400	15.100	3.200	7.500
	ORED>	Double precision	When not executed		0.120		0.0285	
			When executed	In conductive status	4.500	14.900	3.400	9.200
				In non-conductive status	4.500	14.900	3.400	9.200
	LDED<=	Double precision	In conductive status		4.800	16.000	3.500	9.000
			In non-conductive status		4.800	16.000	3.500	9.000
	ANDED<=	Double precision	When not executed		0.120		0.0285	
			When executed	In conductive status	4.400	15.100	3.200	7.500
				In non-conductive status	4.400	15.100	3.200	7.500
	ORED<=	Double precision	When not executed		0.120		0.0285	
			When executed	In conductive status	4.500	14.900	3.400	9.200
				In non-conductive status	4.500	14.900	3.400	9.200
	LDED<	Double precision	In conductive status		4.800	16.000	3.500	9.000
			In non-conductive status		4.800	16.000	3.500	9.000
	ANDED<	Double precision	When not executed		0.120		0.0285	
When executed			In conductive status	4.400	15.100	3.200	7.500	
			In non-conductive status	4.400	15.100	3.200	7.500	
ORED<	Double precision	When not executed		0.120		0.0285		
		When executed	In conductive status	4.500	14.900	3.400	9.200	
			In non-conductive status	4.500	14.900	3.400	9.200	
LDED>=	Double precision	In conductive status		4.800	16.000	3.500	9.000	
		In non-conductive status		4.800	16.000	3.500	9.000	
ANDED>=	Double precision	When not executed		0.120		0.0285		
		When executed	In conductive status	4.400	15.100	3.200	7.500	
			In non-conductive status	4.400	15.100	3.200	7.500	
ORED>=	Double precision	When not executed		0.120		0.0285		
		When executed	In conductive status	4.500	14.900	3.400	9.200	
			In non-conductive status	4.500	14.900	3.400	9.200	
LD\$=		In conductive status		5.600	17.100	4.200	8.200	
		In non-conductive status		5.600	17.100	4.200	8.200	
AND\$=		When not executed		0.120		0.0285		
		When executed	In conductive status	5.300	16.400	3.900	7.300	
			In non-conductive status	5.300	16.400	3.900	7.300	
OR\$=		When not executed		0.120		0.0285		
		When executed	In conductive status	5.200	15.700	4.000	7.600	
			In non-conductive status	5.200	15.700	4.000	7.600	
LD\$< >		In conductive status		5.600	17.100	4.200	8.200	
		In non-conductive status		5.600	17.100	4.200	8.200	

Category	Instruction	Condition (Device)		Processing Time (µs)			
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
				Min.	Max.	Min.	Max.
Basic instruction	AND\$< >	When not executed		0.120		0.0285	
		When executed	In conductive status	5.300	16.400	3.900	7.300
			In non-conductive status	5.300	16.400	3.900	7.300
	OR\$< >	When not executed		0.120		0.0285	
		When executed	In conductive status	5.200	15.700	4.000	7.600
			In non-conductive status	5.200	15.700	4.000	7.600
	LD\$>	In conductive status		5.600	17.100	4.200	8.200
		In non-conductive status		5.600	17.100	4.200	8.200
	AND\$>	When not executed		0.120		0.0285	
		When executed	In conductive status	5.300	16.400	3.900	7.300
			In non-conductive status	5.300	16.400	3.900	7.300
	OR\$>	When not executed		0.120		0.0285	
		When executed	In conductive status	5.200	15.700	4.000	7.600
			In non-conductive status	5.200	15.700	4.000	7.600
	LD\$<=	In conductive status		5.600	17.100	4.200	8.200
		In non-conductive status		5.600	17.100	4.200	8.200
	AND\$<=	When not executed		0.120		0.0285	
		When executed	In conductive status	5.300	16.400	3.900	7.300
			In non-conductive status	5.300	16.400	3.900	7.300
	OR\$<=	When not executed		0.120		0.0285	
		When executed	In conductive status	5.200	15.700	4.000	7.600
			In non-conductive status	5.200	15.700	4.000	7.600
	LD\$<	In conductive status		5.600	17.100	4.200	8.200
		In non-conductive status		5.600	17.100	4.200	8.200
	AND\$<	When not executed		0.120		0.0285	
		When executed	In conductive status	5.300	16.400	3.900	7.300
			In non-conductive status	5.300	16.400	3.900	7.300
	OR\$<	When not executed		0.120		0.0285	
When executed		In conductive status	5.200	15.700	4.000	7.600	
		In non-conductive status	5.200	15.700	4.000	7.600	
LD\$>=	In conductive status		5.600	17.100	4.200	8.200	
	In non-conductive status		5.600	17.100	4.200	8.200	
AND\$>=	When not executed		0.120		0.0285		
	When executed	In conductive status	5.300	16.400	3.900	7.300	
		In non-conductive status	5.300	16.400	3.900	7.300	
OR\$>=	When not executed		0.120		0.0285		
	When executed	In conductive status	5.200	15.700	4.000	7.600	
		In non-conductive status	5.200	15.700	4.000	7.600	

**A**

Appendix 1 OPERATION PROCESSING TIME  
Appendix 1.5 Operation Processing Time of L CPU

Category	Instruction	Condition (Device)	Processing Time (μs)				
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
			Min.	Max.	Min.	Max.	
Basic instruction	BKCMP = S1 S2 D n	n = 1	9.200	15.600	7.500	10.100	
		n = 96	60.700	69.100	45.600	50.500	
	BKCMP<> S1 S2 D n	n = 1	9.200	15.600	7.500	10.100	
		n = 96	60.700	69.100	45.600	50.500	
	BKCMP> S1 S2 D n	n = 1	9.200	15.600	7.500	10.100	
		n = 96	60.700	69.100	45.600	50.500	
	BKCMP<= S1 S2 D n	n = 1	9.200	15.600	7.500	10.100	
		n = 96	60.700	69.100	45.600	50.500	
	BKCMP< S1 S2 D n	n = 1	9.200	15.600	7.500	10.100	
		n = 96	60.700	69.100	45.600	50.500	
	BKCMP>= S1 S2 D n	n = 1	9.200	15.600	7.500	10.100	
		n = 96	60.700	69.100	45.600	50.500	
	DBKCMP = S1 S2 D n	n = 1	9.700	16.400	8.600	13.000	
		n = 96	61.200	69.900	47.900	52.800	
	DBKCMP<> S1 S2 D n	n = 1	9.700	16.400	8.600	13.000	
		n = 96	61.200	69.900	47.900	52.800	
	DBKCMP> S1 S2 D n	n = 1	9.700	16.400	8.600	13.000	
		n = 96	61.200	69.900	47.900	52.800	
	DBKCMP<= S1 S2 D n	n = 1	9.700	16.400	8.600	13.000	
		n = 96	61.200	69.900	47.900	52.800	
	DBKCMP< S1 S2 D n	n = 1	9.700	16.400	8.600	13.000	
		n = 96	61.200	69.900	47.900	52.800	
	DBKCMP>= S1 S2 D n	n = 1	9.700	16.400	8.600	13.000	
		n = 96	61.200	69.900	47.900	52.800	
	DB + S D	When executed	4.800	8.400	4.600	6.400	
	DB + S1 S2 D	When executed	5.100	8.700	4.800	6.700	
	DB - S D	When executed	4.800	8.400	4.600	6.400	
	DB - S1 S2 D	When executed	5.100	8.700	4.800	6.700	
	DB * S1 S2 D	When executed	8.700	18.900	8.100	11.600	
	DB/ S1 S2 D	When executed	6.100	9.100	5.800	8.800	
	ED + S D	Double precision	S = 0, D = 0	4.800	8.000	4.300	7.200
			S = 2 <sup>1023</sup> , D = 2 <sup>1023</sup>	5.400	14.900	4.300	7.200
	ED + S1 S2 D	Double precision	S1 = 0, S2 = 0	5.500	9.800	4.800	9.200
			S1 = 2 <sup>1023</sup> , S2 = 2 <sup>1023</sup>	6.100	17.800	4.800	9.200
	ED - S D	Double precision	S = 0, D = 0	4.400	10.800	4.400	7.500
			S = 2 <sup>1023</sup> , D = 2 <sup>1023</sup>	5.400	15.500	4.400	7.500
	ED - S1 S2 D	Double precision	S1 = 0, S2 = 0	4.700	13.900	3.800	7.500
			S1 = 2 <sup>1023</sup> , S2 = 2 <sup>1023</sup>	5.700	17.200	3.800	7.500
	ED * S1 S2 D	Double precision	S1 = 0, S2 = 0	5.800	9.500	5.100	8.800
			S1 = 2 <sup>1023</sup> , S2 = 2 <sup>1023</sup>	5.900	17.600	5.100	8.800
ED / S1 S2 D	Double precision	S1 = 2 <sup>1023</sup> , S2 = 2 <sup>1023</sup>	7.300	18.700	5.900	10.000	
BK + S1 S2 D n	n = 1	9.100	11.200	8.500	10.600		
	n = 96	60.500	66.200	44.600	47.900		
BK - S1 S2 D n	n = 1	9.700	12.000	8.900	11.300		
	n = 96	60.500	66.200	44.600	47.900		
DBK + S1 S2 D n	n = 1	7.500	12.400	6.450	9.950		
	n = 96	59.900	65.200	43.700	47.500		
DBK - S1 S2 D n	n = 1	7.500	12.400	6.450	9.950		
	n = 96	59.900	65.200	43.700	47.500		

Category	Instruction	Condition (Device)		Processing Time (μs)			
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
				Min.	Max.	Min.	Max.
Basic instruction	\$ + (S) (D)	—		11.200	24.700	8.100	13.900
	\$ + (S1) (S2) (D)	—		7.900	16.600	6.500	10.300
	FLTD	Double precision	(S) = 0	2.800	9.400	1.800	4.700
			(S) = 7FFF <sub>H</sub>	3.300	9.600	2.200	4.800
	DFLTD	Double precision	(S) = 0	2.900	9.100	2.000	4.900
			(S) = 7FFFFFFF <sub>H</sub>	3.400	9.300	2.300	5.100
	INTD	Double precision	(S) = 0	3.500	8.700	2.200	4.100
			(S) = 32766.5	4.100	12.900	3.200	5.600
	DINTD	Double precision	(S) = 0	3.200	9.500	2.200	3.400
			(S) = 1234567890.3	4.100	13.400	3.000	5.100
	DBL	When executed		2.500	4.400	2.300	2.700
	WORD	When executed		2.800	3.900	2.600	3.600
	GRY	When executed		2.700	4.300	2.300	3.000
	DGRY	When executed		2.700	4.300	2.300	3.000
	GBIN	When executed		4.000	6.400	3.800	4.300
	DGBIN	When executed		5.000	6.900	5.000	5.900
	NEG	When executed		2.100	4.400	2.000	3.300
	DNEG	When executed		2.500	3.700	2.500	3.300
	ENEG	Floating point = 0		2.500	3.300	2.300	2.800
		Floating point = -1.0		2.800	5.600	2.500	3.900
	EDNEG	Floating point = 0		3.000	8.800	1.800	3.100
		Floating point = -1.0		2.700	9.400	1.900	3.000
	BKBCD (S) (D) n	n = 1		6.000	13.400	5.900	8.200
		n = 96		83.300	91.400	61.000	63.400
	BKBIN (S) (D) n	n = 1		6.500	9.800	5.600	9.300
		n = 96		55.400	62.900	49.200	52.500
	ECON	—		3.000	9.800	2.100	4.500
	EDCON	—		3.300	10.300	2.500	5.400
	EDMOV	—		2.700	8.500	1.700	5.000
	\$MOV	Character string to be transferred = 0		4.400	12.300	3.400	5.600
		Character string to be transferred = 32		14.000	21.900	11.400	13.300
	BXCH (D1) (D2) n	n = 1		6.200	7.900	5.500	7.300
		n = 96		67.300	71.400	47.300	49.300
	SWAP	—		2.400	2.700	1.900	2.200
	GOEND	—		—	0.700	—	0.500
	DI	—		2.100	4.000	1.500	1.800
	EI	—		3.600	6.300	3.000	3.300
	IMASK	—		11.800	20.500	7.200	10.500
	IRET	—		—	1.400	—	1.000
	RFS X n	n = 1		5.900	12.500	3.700	5.600
n = 96		12.900	19.300	10.700	12.400		
RFS Y n	n = 1		5.100	11.500	3.400	4.800	
	n = 96		8.600	15.300	8.100	8.900	
UDCNT1	—		6.200	16.400	5.100	12.300	
UDCNT2	—		6.300	16.800	5.400	12.500	
TTMR	—		4.500	9.500	3.400	5.400	
STMR	—		7.800	21.400	5.800	12.500	
ROTC	—		20.900	21.500	8.000	9.400	

Category	Instruction	Condition (Device)	Processing Time (µs)				
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
			Min.	Max.	Min.	Max.	
Basic instruction	RAMP	—	6.700	14.600	5.200	8.400	
	SPD	—	5.400	14.800	4.900	11.200	
	PLSY	—	10.500	10.500	7.900	7.900	
	PWM	—	10.100	10.100	7.500	7.500	
	MTR	—	14.700	25.100	9.400	10.000	
Application instruction	BKAND $\text{\textcircled{S1}} \text{\textcircled{S2}} \text{\textcircled{D}} n$	n = 1	9.000	11.700	8.300	11.000	
		n = 96	60.600	66.400	43.800	47.300	
	BKOR $\text{\textcircled{S1}} \text{\textcircled{S2}} \text{\textcircled{D}} n$	n = 1	7.900	14.000	7.700	9.500	
		n = 96	60.700	66.500	44.300	45.800	
	BKXOR $\text{\textcircled{S1}} \text{\textcircled{S2}} \text{\textcircled{D}} n$	n = 1	8.800	13.800	7.300	9.200	
		n = 96	61.300	66.300	43.800	45.800	
	BKXNR $\text{\textcircled{S1}} \text{\textcircled{S2}} \text{\textcircled{D}} n$	n = 1	8.400	13.900	7.600	8.900	
		n = 96	60.900	66.700	43.900	45.300	
	BSFR $\text{\textcircled{D}} n$	n = 1	3.600	9.500	3.200	4.800	
		n = 96	6.500	15.900	5.800	7.700	
	BSFL $\text{\textcircled{D}} n$	n = 1	3.600	9.300	3.400	5.100	
		n = 96	6.300	15.800	6.000	7.900	
	SFTBR $\text{\textcircled{D}} n1 n2$	n1 = 16 / n2 = 1	8.100	21.000	7.500	17.400	
		n1 = 16 / n2 = 15	8.100	22.100	7.500	17.300	
	SFTBL $\text{\textcircled{D}} n1 n2$	n1 = 16 / n2 = 1	8.100	21.000	7.500	17.400	
		n1 = 16 / n2 = 15	8.100	22.100	7.500	17.300	
	SFTWR $\text{\textcircled{D}} n1 n2$	n1 = 16 / n2 = 1	6.200	13.100	4.500	8.700	
		n1 = 16 / n2 = 15	6.100	13.100	4.600	8.800	
	SFTWL $\text{\textcircled{D}} n1 n2$	n1 = 16 / n2 = 1	6.200	13.100	4.500	8.700	
		n1 = 16 / n2 = 15	6.100	13.100	4.600	8.800	
	BSET $\text{\textcircled{D}} n$	n = 1	2.800	3.100	2.500	2.800	
		n = 15	2.800	3.100	2.500	2.800	
	BRST $\text{\textcircled{D}} n$	n = 1	2.800	3.100	2.500	2.800	
		n = 15	2.800	3.100	2.500	2.800	
	TEST	When executed	4.700	6.100	3.700	4.800	
	DTEST	When executed	4.700	6.100	3.700	4.800	
	BKRST $\text{\textcircled{S}} n$	n = 1	4.300	5.700	3.700	4.100	
		n = 96	6.200	10.000	5.100	6.000	
	SER $\text{\textcircled{S1}} \text{\textcircled{S2}} \text{\textcircled{D}} n$	n = 1	All match	4.800	5.300	4.200	4.600
			None match	4.700	5.300	4.200	4.600
		n = 96	All match	33.200	35.900	25.900	26.300
			None match	33.200	35.900	25.900	26.300
	DSER $\text{\textcircled{S1}} \text{\textcircled{S2}} \text{\textcircled{D}} n$	n = 1	All match	6.500	9.000	5.400	5.700
			None match	6.500	9.000	5.500	5.900
		n = 96	All match	54.800	57.500	41.200	41.800
			None match	54.700	57.500	41.200	41.800
	DSUM $\text{\textcircled{S}} \text{\textcircled{D}}$	$\text{\textcircled{S}} = 0$	3.400	3.700	3.200	3.700	
		$\text{\textcircled{S}} = \text{FFFFFFFF}_H$	3.400	3.700	3.200	3.700	
	DECO $\text{\textcircled{S}} \text{\textcircled{D}} n$	n = 2	6.000	10.700	5.300	6.900	
		n = 8	9.500	16.700	6.800	7.800	
	ENCO $\text{\textcircled{S}} \text{\textcircled{D}} n$	n = 2	M1 = ON	5.400	6.900	4.700	5.100
			M4 = ON	5.300	6.600	4.600	5.000
		n = 8	M1 = ON	10.700	14.000	9.000	10.000
			M256 = ON	7.000	11.100	5.100	6.100
	DIS $\text{\textcircled{S}} \text{\textcircled{D}} n$	n = 1	4.600	7.000	3.800	4.600	
		n = 4	4.900	7.300	4.000	5.000	
UNI $\text{\textcircled{S}} \text{\textcircled{D}} n$	n = 1	5.000	7.300	3.500	4.800		
	n = 4	5.700	8.300	4.000	5.100		



Category	Instruction	Condition (Device)	Processing Time (µs)			
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
			Min.	Max.	Min.	Max.
Application instruction	NDIS	When executed	11.200	15.200	11.000	13.200
	NUNI	When executed	10.600	12.700	7.300	13.200
	WTOB (S) (D) n	n = 1	5.400	8.100	4.400	5.800
		n = 96	38.400	40.900	28.200	29.300
	BTOW (S) (D) n	n = 1	5.300	8.200	4.600	5.500
		n = 96	31.700	34.200	22.800	23.800
	MAX (S) (D) n	n = 1	5.400	11.900	4.000	6.100
		n = 96	34.200	41.100	24.700	27.000
	MIN (S) (D) n	n = 1	6.100	12.000	4.000	6.000
		n = 96	32.900	39.300	26.500	28.300
	DMAX (S) (D) n	n = 1	6.000	14.800	4.800	8.100
		n = 96	61.100	69.500	47.100	49.600
	DMIN (S) (D) n	n = 1	6.000	14.800	4.300	5.900
		n = 96	57.000	67.000	45.400	47.400
	SORT (S1) n (S2) (D1) (D2)	n = 1, (S2) = 1	6.800	13.700	5.600	8.800
		n = 96, (S2) = 16	31,300	46,800	24,300	34,300
	DSORT (S1) n (S2) (D1) (D2)	n = 1, (S2) = 1	6.800	14.300	5.600	8.200
		n = 96, (S2) = 16	34,900	49,700	26,200	36,700
	WSUM (S) (D) n	n = 1	5.000	7.300	4.200	5.500
		n = 96	28.100	30.700	21.300	22.300
	DWSUM (S) (D) n	n = 1	6.100	11.300	4.800	6.100
		n = 96	56.200	62.100	42.700	44.000
	MEAN (S) (D) n	n = 1	4.400	10.400	3.900	7.800
		n = 96	16.100	24.500	12.900	18.000
	DMEAN (S) (D) n	n = 1	6.000	12.500	5.300	9.950
		n = 96	34.000	42.000	23.000	28.800
	NEXT	—	0.940	1.400	0.770	1.200
	BREAK	—	3.500	10.200	3.100	7.600
	RET	Return to original program	2.900	8.800	1.600	2.600
		Return to other program	3.200	10.500	2.000	3.100
FCALL Pn	Internal file pointer	3.600	3.800	2.700	3.600	
	Common pointer	5.300	13.500	3.600	5.100	
FCALL Pn (S1) to (S5)	—	20.900	30.300	16.500	18.600	
ECALL * Pn *: Program name	—	72.700	109.000	65.900	77.600	
ECALL * Pn (S1) to (S5) *: Program name	—	101.400	141.400	91.800	105.000	
EFCALL * Pn *: Program name	—	72.800	109.600	66.200	78.100	
EFCALL * Pn (S1) to (S5) *: Program name	—	101.900	141.500	78.800	91.600	
XCALL	—	5.200	14.600	3.700	5.200	

Category	Instruction	Condition (Device)	Processing Time (μs)			
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
			Min.	Max.	Min.	Max.
Application instruction	COM CCOM	When selecting I/O refresh only	8.400	14.600	12.600	17.200
		When selecting CC-Link refresh only (Master station side)	10.500	29.400	10.100	22.000
		When selecting CC-Link refresh only (Local station side)	10.500	29.400	10.100	22.000
		When selecting CC-Link IE Field Network refresh only (master station side)	17.000	49.500	16.600	38.000
		When selecting CC-Link IE Field Network refresh only (local station side)	17.000	49.500	16.600	38.000
		When selecting intelli auto refresh only	7.900	14.400	7.400	11.900
		When selecting communications with display unit	29.700	79.900	26.800	60.700
		When selecting communication with external devices only	9.500	32.800	9.200	25.200
	FIFW	Number of data points = 0	4.200	6.700	3.200	4.600
		Number of data points = 96	4.400	6.800	3.300	3.800
	FIFR	Number of data points = 1	5.100	7.400	3.800	4.400
		Number of data points = 96	36.100	38.800	24.800	25.700
	FPOP	Number of data points = 1	4.900	7.500	3.800	5.300
		Number of data points = 96	5.000	7.500	3.700	5.400
	FINS	Number of data points = 0	5.400	7.500	3.700	5.300
		Number of data points = 96	5.000	7.400	3.700	5.300
	FDEL	Number of data points = 1	5.700	8.300	4.200	5.800
		Number of data points = 96	36.900	39.300	25.400	25.900
	FROM n1 n2 (D) n3	n3 = 1	11.600	31.000	10.700	23.600
		n3 = 1000	403.900	432.900	390.900	410.200
	DFRO n1 n2 (D) n3	n3 = 1	13.300	35.400	12.600	26.700
		n3 = 500	405.000	434.600	390.900	410.200
	TO n1 n2 (S) n3	n3 = 1	11.200	28.400	9.600	21.300
		n3 = 1000	381.500	410.900	372.500	390.800
	DTO n1 n2 (S) n3	n3 = 1	12.500	33.900	12.000	25.700
		n3 = 500	379.800	410.400	372.500	390.800
	LEDR	No display → no display	2.400	2.600	1.900	2.000
		LED instruction execution → no display	32.700	50.600	24.400	35.800
	BINDA (S) (D)	(S) = 1	5.000	7.300	4.300	5.600
		(S) = -32768	7.400	9.800	6.500	8.000
	DBINDA (S) (D)	(S) = 1	5.600	8.300	4.900	6.300
		(S) = -2147483648	10.500	12.900	9.600	11.000
	BINHA (S) (D)	(S) = 1	4.500	6.900	3.700	5.200
		(S) = FFFF <sub>H</sub>	4.500	6.900	3.700	5.200
	DBINHA (S) (D)	(S) = 1	5.000	7.600	4.600	6.000
		(S) = FFFFFFFF <sub>H</sub>	5.000	7.600	4.600	6.000
	BCDDA (S) (D)	(S) = 1	4.300	6.700	3.600	5.000
		(S) = 9999	4.800	7.100	4.100	5.400
	DBCDDA (S) (D)	(S) = 1	4.900	7.200	4.000	5.500
		(S) = 99999999	5.700	8.300	4.900	6.300

Category	Instruction	Condition (Device)	Processing Time ( $\mu$ s)				
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
			Min.	Max.	Min.	Max.	
Application instruction	DABIN (S) (D)	(S) = 1	5.800	10.100	5.600	7.800	
		(S) = -32768	5.800	10.100	5.600	7.800	
	DDABIN (S) (D)	(S) = 1	8.300	12.600	8.100	10.500	
		(S) = -2147483648	8.300	12.600	8.100	10.500	
	HABIN (S) (D)	(S) = 1	4.500	8.800	4.400	6.500	
		(S) = FFFF <sub>H</sub>	4.500	8.800	4.400	6.500	
	DHABIN (S) (D)	(S) = 1	5.500	10.000	5.300	7.700	
		(S) = FFFFFFFF <sub>H</sub>	5.500	10.000	5.300	7.700	
	DABCD (S) (D)	(S) = 1	4.500	8.700	4.300	6.300	
		(S) = 9999	4.500	8.700	4.300	6.300	
	DDABCD (S) (D)	(S) = 1	5.500	9.800	5.500	7.500	
		(S) = 99999999	5.500	9.800	5.500	7.500	
	COMRD	—	65.700	65.700	50.900	51.200	
	LEN	1 character	3.900	7.800	3.600	5.500	
		96 characters	19.700	23.900	16.800	18.700	
	STR	—	7.500	16.700	6.600	10.400	
	DSTR	—	10.200	19.700	9.600	11.500	
	VAL	—	9.800	19.900	8.900	13.000	
	DVAL	—	12.700	23.900	12.700	16.800	
	ESTR	—	21.200	43.400	17.900	23.100	
	EVAL	Decimal point format all 2-digit specification	28.300	41.000	22.500	29.00	
		Exponent format all 6-digit specification	28.300	41.000	22.500	29.00	
	ASC (S) (D) n	n = 1	6.200	17.100	5.400	8.300	
		n = 96	30.300	42.100	25.200	28.400	
	HEX (S) (D) n	n = 1	5.400	16.000	5.400	9.000	
		n = 96	42.400	54.900	31.300	35.000	
	RIGHT (S) (D) n	n = 1	7.400	13.900	6.600	7.300	
		n = 96	39.300	45.800	29.200	31.600	
	LEFT (S) (D) n	n = 1	6.900	13.400	5.900	8.200	
		n = 96	39.300	45.800	29.200	31.500	
	MIDR	—	10.200	16.500	8.100	10.300	
	MIDW	—	10.700	14.900	8.800	10.200	
	INSTR	No match	20.000	25.600	16.600	18.400	
		Match	Head	11.000	16.500	9.100	10.900
			End	53.900	60.000	42.700	44.900
	EMOD	—	11.200	15.100	9.600	11.000	
	EREXP	—	20.400	22.900	18.800	20.100	
	STRINS (S) (D) n	(S) = 128 / (D) = 40 / n = 1	45.300	63.400	35.300	47.600	
		(S) = 128 / (D) = 40 / n = 48	63.200	81.900	48.600	61.700	
	STRDEL (S) (D) n	(S) = 128 / (D) = 40 / n = 1	39.000	53.500	34.800	44.600	
(S) = 128 / (D) = 40 / n = 48		40.800	50.400	29.200	38.100		
SIN	Single precision	5.000	8.400	4.100	5.700		
COS	Single precision	5.200	8.000	4.000	5.600		
TAN	Single precision	6.100	9.200	5.100	6.700		
ASIN	Single precision	6.900	10.900	5.900	8.500		
ACOS	Single precision	7.800	11.000	6.700	8.900		
ATAN	Single precision	4.700	7.300	3.900	6.000		

Category	Instruction	Condition (Device)		Processing Time (µs)			
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
				Min.	Max.	Min.	Max.
Application instruction	SIND	Double precision		9.400	22.300	8.500	13.800
	COSD	Double precision		10.000	22.300	8.800	14.600
	TAND	Double precision		12.200	24.900	10.800	16.500
	ASIND	Double precision		12.800	25.900	11.600	16.600
	ACOSD	Double precision		12.600	25.900	11.200	16.200
	ATAND	Double precision		10.500	22.900	9.100	13.800
	RAD	Single precision		3.000	6.400	2.100	4.300
	RADD	Double precision		5.200	16.900	3.600	9.200
	DEG	Single precision		2.900	6.600	2.200	4.400
	DEGD	Double precision		5.200	16.800	3.800	9.000
	SQR	Single precision		3.600	7.200	2.600	4.300
	SQRD	Double precision		6.200	19.100	5.200	11.000
	EXP (S) (D)	Single precision	(S) = -10	4.700	7.500	3.800	5.600
			(S) = 1	4.700	7.500	3.800	5.600
	EXPD (S) (D)	Double precision	(S) = -10	9.300	22.100	8.000	13.500
			(S) = 1	9.300	22.100	8.000	13.500
	LOG (S) (D)	Single precision	(S) = 1	4.700	8.800	3.800	6.400
			(S) = 10	6.300	10.400	5.200	7.700
	LOGD (S) (D)	Double precision	(S) = 1	8.600	21.100	7.700	12.500
			(S) = 10	10.200	23.000	9.200	14.300
	RND	—		1.500	2.500	0.800	1.800
	SRND	—		1.800	2.900	1.100	2.000
	BSQR (S) (D)	(S) = 0		2.700	4.400	1.500	3.000
		(S) = 9999		6.100	12.500	5.100	8.000
	BDSQR (S) (D)	(S) = 0		2.700	4.400	1.500	3.000
		(S) = 99999999		8.500	15.200	7.500	9.900
	BSIN	—		9.500	21.500	8.100	14.500
	BCOS	—		9.500	21.400	7.800	13.700
	BTAN	—		10.400	22.600	9.000	13.300
	BASIN	—		11.800	23.600	10.100	12.800
	BACOS	—		13.100	23.700	11.100	14.100
	BATAN	—		11.100	21.500	9.100	10.900
	POW (S1) (S2) (D)	Single precision	(S1) = 12.3E+5 (S2) = 3.45E+0	9.600	13.300	8.400	10.900
	POWD (S1) (S2) (D)	Double precision	(S1) = 12.3E+5 (S2) = 3.45E+0	18.900	30.600	18.200	26.500
	LOG10	Single precision		6.000	9.600	5.700	8.050
	LOG10D	Double precision		11.900	22.900	11.100	18.600
	LIMIT	—		4.000	4.000	2.400	2.700
	DLIMIT	—		4.400	4.400	2.800	3.000
	BAND	—		4.500	6.600	2.700	3.800
	DBAND	—		4.800	6.900	3.300	4.600
	ZONE	—		4.200	6.100	2.600	4.300
	DZONE	—		4.700	6.900	3.000	4.600
	LDDT =	Comparison of specified date	In conductive status	7.700	14.200	6.800	10.900
			In non-conductive status	7.700	14.200	6.800	10.900
		Comparison of current date	In conductive status	6.400	12.800	5.500	9.700
In non-conductive status			6.400	12.800	5.500	9.700	

Category	Instruction	Condition (Device)	Processing Time (µs)				
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
			Min.	Max.	Min.	Max.	
Application instruction	ANDDT=	When not executed		0.160		0.038	
		Comparison of specified date	In conductive status	7.300	14.000	6.500	10.700
			In non-conductive status	7.300	14.000	6.500	10.700
		Comparison of current date	In conductive status	6.100	12.700	5.300	9.300
			In non-conductive status	6.100	12.700	5.300	9.300
		ORDT=	When not executed		0.160		0.038
	Comparison of specified date		In conductive status	7.400	14.400	6.700	10.800
			In non-conductive status	7.400	14.400	6.700	10.800
	Comparison of current date		In conductive status	6.000	12.800	5.400	9.600
			In non-conductive status	6.000	12.800	5.400	9.600
	LDDT <>		Comparison of specified date	In conductive status	7.700	14.200	6.800
		In non-conductive status		7.700	14.200	6.800	10.900
		Comparison of current date	In conductive status	6.400	12.800	5.500	9.700
			In non-conductive status	6.400	12.800	5.500	9.700
	ANDDT<>	When not executed		0.160		0.038	
		Comparison of specified date	In conductive status	7.300	14.000	6.500	10.700
			In non-conductive status	7.300	14.000	6.500	10.700
		Comparison of current date	In conductive status	6.100	12.700	5.300	9.300
			In non-conductive status	6.100	12.700	5.300	9.300
		ORDT<>	When not executed		0.160		0.038
	Comparison of specified date		In conductive status	7.400	14.400	6.700	10.800
			In non-conductive status	7.400	14.400	6.700	10.800
	Comparison of current date		In conductive status	6.000	12.800	5.400	9.600
			In non-conductive status	6.000	12.800	5.400	9.600
	LDDT>		Comparison of specified date	In conductive status	7.700	14.200	6.800
		In non-conductive status		7.700	14.200	6.800	10.900
		Comparison of current date	In conductive status	6.400	12.800	5.500	9.700
			In non-conductive status	6.400	12.800	5.500	9.700
	ANDDT>	When not executed		0.160		0.038	
		Comparison of specified date	In conductive status	7.300	14.000	6.500	10.700
In non-conductive status			7.300	14.000	6.500	10.700	
Comparison of current date		In conductive status	6.100	12.700	5.300	9.300	
		In non-conductive status	6.100	12.700	5.300	9.300	
ORDT>		When not executed		0.160		0.038	
	Comparison of specified date	In conductive status	7.400	14.400	6.700	10.800	
		In non-conductive status	7.400	14.400	6.700	10.800	
	Comparison of current date	In conductive status	6.000	12.800	5.400	9.600	
		In non-conductive status	6.000	12.800	5.400	9.600	

Category	Instruction	Condition (Device)		Processing Time (µs)			
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
				Min.	Max.	Min.	Max.
Application instruction	LDDT<=	Comparison of specified date	In conductive status	7.700	14.200	6.800	10.900
			In non-conductive status	7.700	14.200	6.800	10.900
		Comparison of current date	In conductive status	6.400	12.800	5.500	9.700
			In non-conductive status	6.400	12.800	5.500	9.700
	ANDDT<=	When not executed		0.160		0.038	
		Comparison of specified date	In conductive status	7.300	14.000	6.500	10.700
			In non-conductive status	7.300	14.000	6.500	10.700
		Comparison of current date	In conductive status	6.100	12.700	5.300	9.300
	In non-conductive status		6.100	12.700	5.300	9.300	
	ORDT<=	When not executed		0.160		0.038	
		Comparison of specified date	In conductive status	7.400	14.400	6.700	10.800
			In non-conductive status	7.400	14.400	6.700	10.800
		Comparison of current date	In conductive status	6.000	12.800	5.400	9.600
	In non-conductive status		6.000	12.800	5.400	9.600	
	LDDT<	Comparison of specified date	In conductive status	7.700	14.200	6.800	10.900
			In non-conductive status	7.700	14.200	6.800	10.900
		Comparison of current date	In conductive status	6.400	12.800	5.500	9.700
			In non-conductive status	6.400	12.800	5.500	9.700
	ANDDT<	When not executed		0.160		0.038	
		Comparison of specified date	In conductive status	7.300	14.000	6.500	10.700
			In non-conductive status	7.300	14.000	6.500	10.700
		Comparison of current date	In conductive status	6.100	12.700	5.300	9.300
	In non-conductive status		6.100	12.700	5.300	9.300	
	ORDT<	When not executed		0.160		0.038	
		Comparison of specified date	In conductive status	7.400	14.400	6.700	10.800
			In non-conductive status	7.400	14.400	6.700	10.800
		Comparison of current date	In conductive status	6.000	12.800	5.400	9.600
	In non-conductive status		6.000	12.800	5.400	9.600	
	LDDT>=	Comparison of specified date	In conductive status	7.700	14.200	6.800	10.900
			In non-conductive status	7.700	14.200	6.800	10.900
		Comparison of current date	In conductive status	6.400	12.800	5.500	9.700
			In non-conductive status	6.400	12.800	5.500	9.700
ANDDT>=	When not executed		0.160		0.038		
	Comparison of specified date	In conductive status	7.300	14.000	6.500	10.700	
		In non-conductive status	7.300	14.000	6.500	10.700	
	Comparison of current date	In conductive status	6.100	12.700	5.300	9.300	
In non-conductive status		6.100	12.700	5.300	9.300		

Category	Instruction	Condition (Device)	Processing Time (µs)				
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT		
			Min.	Max.	Min.	Max.	
Application instruction	ORDT>=	When not executed		0.160		0.038	
		Comparison of specified date	In conductive status	7.400	14.400	6.700	10.800
			In non-conductive status	7.400	14.400	6.700	10.800
		Comparison of current date	In conductive status	6.000	12.800	5.400	9.600
	In non-conductive status		6.000	12.800	5.400	9.600	
	LDTM=	Comparison of specified clock	In conductive status	7.600	14.000	6.700	10.800
			In non-conductive status	7.600	14.000	6.700	10.800
		Comparison of current clock	In conductive status	6.200	12.700	5.400	9.500
			In non-conductive status	6.200	12.700	5.400	9.500
	ANDTM=	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.200	13.900	6.300	10.800
			In non-conductive status	7.200	13.900	6.300	10.800
		Comparison of current clock	In conductive status	5.900	12.500	5.100	9.500
	In non-conductive status		5.900	12.500	5.100	9.500	
	ORTM=	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.300	14.100	6.600	10.800
			In non-conductive status	7.300	14.100	6.600	10.800
		Comparison of current clock	In conductive status	6.000	12.700	5.300	9.500
	In non-conductive status		6.000	12.700	5.300	9.500	
	LDTM<>	Comparison of specified clock	In conductive status	7.600	14.000	6.700	10.800
			In non-conductive status	7.600	14.000	6.700	10.800
		Comparison of current clock	In conductive status	6.200	12.700	5.400	9.500
			In non-conductive status	6.200	12.700	5.400	9.500
	ANDTM<>	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.200	13.900	6.300	10.800
			In non-conductive status	7.200	13.900	6.300	10.800
		Comparison of current clock	In conductive status	5.900	12.500	5.100	9.500
	In non-conductive status		5.900	12.500	5.100	9.500	
	ORTM<>	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.300	14.100	6.600	10.800
In non-conductive status			7.300	14.100	6.600	10.800	
Comparison of current clock		In conductive status	6.000	12.700	5.300	9.500	
	In non-conductive status	6.000	12.700	5.300	9.500		
LDTM>	Comparison of specified clock	In conductive status	7.600	14.000	6.700	10.800	
		In non-conductive status	7.600	14.000	6.700	10.800	
	Comparison of current clock	In conductive status	6.200	12.700	5.400	9.500	
		In non-conductive status	6.200	12.700	5.400	9.500	

Category	Instruction	Condition (Device)		Processing Time (μs)			
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
				Min.	Max.	Min.	Max.
Application instruction	ANDTM>	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.200	13.900	6.300	10.800
			In non-conductive status	7.200	13.900	6.300	10.800
		Comparison of current clock	In conductive status	5.900	12.500	5.100	9.500
	In non-conductive status		5.900	12.500	5.100	9.500	
	ORTM>	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.300	14.100	6.600	10.800
			In non-conductive status	7.300	14.100	6.600	10.800
		Comparison of current clock	In conductive status	6.000	12.700	5.300	9.500
	In non-conductive status		6.000	12.700	5.300	9.500	
	LDTM<=	Comparison of specified clock	In conductive status	7.600	14.000	6.700	10.800
			In non-conductive status	7.600	14.000	6.700	10.800
		Comparison of current clock	In conductive status	6.200	12.700	5.400	9.500
			In non-conductive status	6.200	12.700	5.400	9.500
	ANDTM<=	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.200	13.900	6.300	10.800
			In non-conductive status	7.200	13.900	6.300	10.800
		Comparison of current clock	In conductive status	5.900	12.500	5.100	9.500
	In non-conductive status		5.900	12.500	5.100	9.500	
	ORTM<=	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.300	14.100	6.600	10.800
			In non-conductive status	7.300	14.100	6.600	10.800
		Comparison of current clock	In conductive status	6.000	12.700	5.300	9.500
	In non-conductive status		6.000	12.700	5.300	9.500	
	LDTM<	Comparison of specified clock	In conductive status	7.600	14.000	6.700	10.800
			In non-conductive status	7.600	14.000	6.700	10.800
		Comparison of current clock	In conductive status	6.200	12.700	5.400	9.500
			In non-conductive status	6.200	12.700	5.400	9.500
	ANDTM<	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.200	13.900	6.300	10.800
			In non-conductive status	7.200	13.900	6.300	10.800
		Comparison of current clock	In conductive status	5.900	12.500	5.100	9.500
In non-conductive status	5.900		12.500	5.100	9.500		
ORTM<	When not executed		0.160		0.038		
	Comparison of specified clock	In conductive status	7.300	14.100	6.600	10.800	
		In non-conductive status	7.300	14.100	6.600	10.800	
	Comparison of current clock	In conductive status	6.000	12.700	5.300	9.500	
In non-conductive status		6.000	12.700	5.300	9.500		



Category	Instruction	Condition (Device)		Processing Time (μs)			
				L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
				Min.	Max.	Min.	Max.
Application instruction	LDTM>=	Comparison of specified clock	In conductive status	7.600	14.000	6.700	10.800
			In non-conductive status	7.600	14.000	6.700	10.800
		Comparison of current clock	In conductive status	6.200	12.700	5.400	9.500
			In non-conductive status	6.200	12.700	5.400	9.500
	ANDTM>=	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.200	13.900	6.300	10.800
			In non-conductive status	7.200	13.900	6.300	10.800
		Comparison of current clock	In conductive status	5.900	12.500	5.100	9.500
	In non-conductive status		5.900	12.500	5.100	9.500	
	ORTM>=	When not executed		0.160		0.038	
		Comparison of specified clock	In conductive status	7.300	14.100	6.600	10.800
			In non-conductive status	7.300	14.100	6.600	10.800
		Comparison of current clock	In conductive status	6.000	12.700	5.300	9.500
	In non-conductive status		6.000	12.700	5.300	9.500	
	SCL (S1) (S2) (D)	SM750 = ON	Point No.1 < (S1) < Point No.2	12.500	29.200	11.900	23.000
			Point No.9 < (S1) < Point No.10	13.200	29.100	12.100	23.000
		SM750 = OFF	Point No.1 < (S1) < Point No.2	12.100	28.900	10.900	22.200
			Point No.9 < (S1) < Point No.10	13.900	30.900	12.700	23.900
	DSCL (S1) (S2) (D)	SM750 = ON	Point No.1 < (S1) < Point No.2	12.500	29.200	11.900	23.000
			Point No.9 < (S1) < Point No.10	13.200	29.100	12.100	23.000
		SM750 = OFF	Point No.1 < (S1) < Point No.2	12.100	28.900	10.900	22.200
			Point No.9 < (S1) < Point No.10	13.900	30.900	12.700	23.900
	SCL2 (S1) (S2) (D)	SM750 = ON	Point No.1 < (S1) < Point No.2	13.400	29.700	11.800	23.300
			Point No.9 < (S1) < Point No.10	12.900	29.500	12.100	23.300
		SM750 = OFF	Point No.1 < (S1) < Point No.2	12.200	29.100	11.000	22.600
			Point No.9 < (S1) < Point No.10	13.900	30.700	12.600	23.900
	DSCL2 (S1) (S2) (D)	SM750 = ON	Point No.1 < (S1) < Point No.2	13.400	29.700	11.800	23.300
			Point No.9 < (S1) < Point No.10	12.900	29.500	12.100	23.300
		SM750 = OFF	Point No.1 < (S1) < Point No.2	12.200	29.100	11.000	22.600
			Point No.9 < (S1) < Point No.10	13.900	30.700	12.600	23.900

Category	Instruction	Condition (Device)	Processing Time (μs)			
			L02CPU, L02CPU-P		L26CPU-BT, L26CPU-PBT	
			Min.	Max.	Min.	Max.
Application instruction	RSET	Standard RAM	3.500	11.100	2.700	5.900
	DATE -	No digit increase	9.000	17.900	4.600	7.000
		Digit increase	10.000	19.200	4.600	6.500
	SECOND	—	4.600	9.800	2.200	3.400
	HOUR	—	4.600	10.300	2.400	4.300
	QCDSET	SD memory card to standard ROM	690.800	736.470	1146.900	1179.500
		Standard ROM to SD memory card	6981.400	7232.070	5613.900	5653.500
	DATERD	—	4.600	11.200	2.500	4.200
	DATEWR	—	6.500	19.300	4.100	8.900
	DATE +	No digit increase	10.000	19.400	4.700	6.600
		Digit increase	9.900	19.700	4.600	6.500
	S.DATERD	—	7.800	22.500	4.800	7.100
	S.DATE +	No digit increase	15.100	34.100	7.400	10.000
		Digit increase	15.000	34.100	7.400	10.000
	S.DATE -	No digit increase	13.700	33.600	7.400	10.300
		Digit increase	13.700	33.600	7.500	10.200
	PSTOP	—	67.600	104.100	56.600	79.800
	POFF	—	66.800	103.600	57.200	79.800
	PSCAN	—	67.900	104.800	60.100	79.900
	WDT	—	1.600	4.800	1.100	2.400
	DUTY	—	4.900	10.100	4.800	9.600
	TIMCHK	—	4.100	9.100	3.500	4.700
	ZRRDB	File register of standard RAM	2.900	3.300	1.800	2.100
	ZRWRB	File register of standard RAM	3.600	3.800	2.400	2.700
	ADRSET	—	2.200	4.800	2.100	2.600
	ZPUSH	—	8.000	12.000	5.800	7.500
	ZPOP	—	8.200	10.900	5.800	6.400
	S.ZCOM	When mounting CC-Link module (Master station side)	23.700	48.500	19.300	26.000
		When mounting CC-Link module (Local station side)	23.700	48.500	19.100	26.200
		When mounting CC-Link IE Field Network module (Master station side)	31.500	72.000	31.000	58.000
		When mounting CC-Link IE Field Network module (Local station side)	31.500	72.000	31.000	58.000
	S.RTREAD	—	8.500	27.000	7.400	19.000
S.RTWRITE	—	9.000	28.000	8.300	19.800	
UNIRD n1 ⊕ n2	n2 = 1	5.000	14.100	3.700	8.000	
	n2 = 16	13.600	22.600	12.200	16.600	
TYPERD	—	32.100	67.600	29.500	52.500	
TRACE	Start	58.100	58.100	43.800	44.700	
TRACER	—	6.100	6.100	4.500	4.500	
UMSG	Number of displayed characters = 1	7.300	17.000	7.000	13.500	
	Number of displayed characters = 32	16.500	26.300	14.300	21.300	
SP.FWRITE	—	81.000	81.800	63.500	64.100	
SP.FREAD	—	81.100	81.700	61.600	62.500	
SP.DEVST	—	50.100	50.100	39.400	39.400	
S.DEVLD	—	12.000	27.600	10.000	17.000	

### Remark

For the instructions for which a rise execution instruction (□P) is not specified, the processing time is the same as an ON execution instruction.

**Example** WORDP instruction and TOP instruction

(2) Table of the time to be added when file register, extended data register, extended link register, module access device, and link direct device are used

(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT

Device name		Data	Device Specification Location	Processing Time (μs)	
				L02CPU, L02CPU-P	L26CPU-BT, L26CPU-PBT
File register (R)	When standard RAM is used	Bit	Source	0.100	0.048
			Destination	0.220	0.038
		Word	Source	0.100	0.048
			Destination	0.100	0.038
		Double word	Source	0.200	0.095
			Destination	0.200	0.086
File register (ZR), Extended data register (D), Extended link register (W)	When standard RAM is used	Bit	Source	0.140	0.057
			Destination	0.280	0.048
		Word	Source	0.140	0.057
			Destination	0.140	0.048
		Double word	Source	0.240	0.105
			Destination	0.240	0.095
Module access device (Un□)		Bit	Source	11.700	11.200
			Destination	15.400	15.300
		Word	Source	9.460	9.410
			Destination	19.000	19.000
		Double word	Source	11.000	10.900
			Destination	18.800	18.700
Link direct device (Jn□)		Bit	Source	41.600	37.900
			Destination	63.200	58.100
		Word	Source	40.700	37.500
			Destination	31.700	30.800
		Double word	Source	49.400	43.400
			Destination	39.600	37.300

A

# Appendix 2 CPU PERFORMANCE COMPARISON

## Appendix 2.1 Comparison of Q, LCPU with AnNCPU, AnACPU, and AnUCPU

### Appendix 2.1.1 Usable devices

Device name		QCPU		LCPU	AnUCPU	AnACPU	AnNCPU
Number of I/O points* <sup>9</sup>		Q00J: 256 points	Q00UJ: 256 points	L02CPU, L02CPU-P: 1024 points L26CPU-BT, L26CPU-PBT: 4096 points	—	—	A1N: 256 points A2N: 512 points A2N-S1: 1024 points A3N: 2048 points —
		Q00: 1024 points	Q00U: 1024 points				
		Q01: 1024 points	Q01U: 1024 points	4096 points			
Number of I/O device points* <sup>8</sup>		2048 points* <sup>1</sup>	8192 points* <sup>1</sup>	8192 points* <sup>1</sup>	8192 points	Same with I/O devices points of each CPU	
Internal relay		8192 points* <sup>1</sup>		8192 points* <sup>1</sup>	Total 8192 points		Total 2048 points
Latch relay		2048 points* <sup>1</sup>	8192 points* <sup>1</sup>	8192 points* <sup>1</sup>			—
Step relay	Sequence program	—		—			—
	SFC	2048 points* <sup>6</sup>	8192 points	8192 points			—
Annunciator		1024 points* <sup>1</sup>	2048 points* <sup>1</sup>	2048 points* <sup>1</sup>	2048 points	2048 points	256 points
Edge relay		1024 points* <sup>1</sup>	2048 points* <sup>1</sup>	2048 points* <sup>1</sup>	—		
Link relay		2048 points* <sup>1</sup>	8192 points* <sup>1</sup>	8192 points* <sup>1</sup>	8192 points	4096 points	1024 points
Link special relay		1024 points	2048 points	2048 points	56 points		
Timer		512 points* <sup>1</sup>	2048 points* <sup>1</sup>	2048 points* <sup>1</sup>	Total 2048 points		Total 256 points
Retentive timers		0 points* <sup>1</sup>		0 points* <sup>1</sup>			
Counter		512 points* <sup>1</sup>	1024 points* <sup>1</sup>	1024 points* <sup>1</sup>	1024 points		256 points
Data register		11136 points* <sup>1</sup>	12288 points* <sup>1</sup>	12288 points* <sup>1</sup>	8192 points	6144 points	1024 points
Link register		2048 points* <sup>1</sup>	8192 points* <sup>1</sup>	8192 points* <sup>1</sup>	8192 points	4096 points	1024 points
Link special register		1024 points	2048 points	2048 points	56 points		
Function input		16 points (FX0 to FXF)* <sup>7</sup>		16 points (FX0 to FXF)* <sup>7</sup>	—		
Function output		16 points (FY0 to FYF)* <sup>7</sup>		16 points (FY0 to FYF)* <sup>7</sup>	—		
Special relay		1000 points	2048 points	2048 points	256 points		
Function register		5 points (FD0 to FD4)		5 points (FD0 to FD4)	—		
Special register		1000 points	2048 points	2048 points	256 points		
Link direct device		Designated by J□\□		—	—		
Intelligent function module device		Designated by U□\G□		Designated by U□\G□	—		

Device name		QCPU		LCPU	AnUCPU	AnACPU	AnNCPU
Index register	Z	10 points (Z0 to Z9)	Other than Universal model QCPU: 16 points (Z0 to Z15) Universal model QCPU: 20 points (Z0 to Z19)	20 points (Z0 to Z19)	7 points (Z, Z1 to Z6)		1 point (Z)
	V <sup>*2</sup>	—		—	7 points (V, V1 to V6)		1 point (V)
File register		32768 points/block <sup>*5</sup> (R0 to R32767)	32768 points/block (R0 to R32767) <sup>*10</sup>	32768 points/block (R0 to R32767)	8192 points/block(R0 to R8191)		
Accumulator <sup>*3</sup>		—		—	2 points		
Nesting		15 points		15 points	8 points		
Pointer		300 points	512 points	4096 points	256 points		
Interrupt pointers		128 points	128 points	256 points	32 points		
SFC blocks		126 <sup>*6</sup>	320 points		320 points	—	
SFC transition devices		—	512 points		512 points	—	
Decimal constants		K - 2147483648 to K2147483647					
Hexadecimal constants		H0 to HFFFFFFF					
Real number constants <sup>*6</sup>		E ± 1.17550-38 to E ± 3.40282+38				—	
Character string		"QnACPU", "ABCD" <sup>*4</sup>				—	

- \*1: The number of device points can be changed at the parameters.
- \*2: CPU uses V as an edge relay.
- \*3: Instructions that used accumulators with the AnNCPU, AnACPU, and AnUCPU have different formats with the QCPU.
- \*4: Can only be used by the \$MOV instruction with the Q00JCPU, Q00CPU, and Q01CPU.
- \*5: The Q00JCPU does not have file registers.
- \*6: Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and QCPU).
- \*7: Each 5 points of FX0 to FX4 and FY0 to FY4 can be used on the programs.
- \*8: The number of points that can be used on the programs
- \*9: The number of accessible points to actual I/O modules
- \*10: The Q00JCPU does not have file registers.

## Appendix 2.1.2 I/O control mode

I/O control mode		QCPU	LCPU	AnUCPU	AnACPU	AnNCPU
Refresh mode		○	○	○	○	○ <sup>*2</sup>
Direct I/O method	Partial refresh instructions	○	○	○	○	○
	Dedicated instruction <sup>*1</sup>	—	—	○	○	—
	Direct access input	○	○	—	—	—
	Direct access output	○	○	—	—	—
Direct mode		—	—	—	—	○ <sup>*2</sup>

Symbol in table ○: Usable, —: Unusable

- \*1: The DOUT, DSET, and SRST instructions are direct output dedicated instructions. There are no dedicated instructions for direct input.
- \*2: Switching between the refresh mode and direct mode is conducted with an AnNCPU DIP switch.

## Appendix 2.1.3 Data that can be used by instructions

Setting Data		QCPU	LCPU	AnUCPU	AnACPU	AnNCPU
Bit data	Bit device	○	○	○	○	○
	Word device	○ (Bit specification required)	○ (Bit specification required)	—	—	—
Word data	Bit device	○ (Digit specification required)	○ (Digit specification required)	○ (Digit specification required)	○ (Digit specification required)	○ (Digit specification required)
	Word device	○	○	○	○	○
Double word data	Bit device	○ (Digit specification required)	○ (Digit specification required)	○ (Digit specification required)	○ (Digit specification required)	○ (Digit specification required)
	Word device	○	○	○	○	○
Real number data		○*1	○	○	○	—
Character string data		○*2	○	—	—	—

Symbols in table ○ : Usable, — : Unusable

\*1: Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and Q01CPU).

\*2: Usable with only the MOV instruction for the Q00JCPU, Q00CPU, and Q01CPU.

## Appendix 2.1.4 Timer comparison

Function		QCPU/LCPU	AnUCPU	AnACPU	AnNCPU
Low speed timer	Measurement unit	100ms (default value) Change of measurement unit at the parameter is enabled. QCPU/LCPU: 1 to 1000ms (1ms unit)	Fixed at 100ms		
	Designation method				
High speed timer	Measurement unit	10ms (default value) Change of measurement unit at the parameter is enabled. QnUCPU/LCPU: 0.01 to 100ms (0.01ms unit) QCPU(Other than QnUCPU) : 0.1 to 100ms (0.1ms unit)	Fixed at 10ms		
	Designation method	 High speed timer setting: Conducted by sequence program	 High speed timer setting: Conducted at parameters		
Retentive timers	Measurement unit	Same measurement unit as low speed timer	Fixed at 100ms		
	Designation method				
High speed retentive timer	Measurement unit	Same measurement unit as high speed timer	None		
	Designation method	 High speed timer setting: Conducted by sequence program			
Setting range for set values		1 to 32767	1 to 32767		
Processing for set value 0		Momentarily ON	No maximum (does not time out)		
Index modification	Contact	Enabled (only Z0 and Z1 are usable)	Enabled	Disabled	
	Coil	Enabled (only Z0 and Z1 are usable)	Disabled	Disabled	
	Set value	Enabled (Z0 to Z15 are usable)*1	Disabled	Disabled	
	Present value	Enabled (Z0 to Z15 are usable)*1	Enabled	Enabled	
Update processing for present value		When OUT Tn instruction is executed	When END processing is done		
Contact ON/OFF processing					

\*1: The Q00J/Q00/Q01CPU can use Z0 to Z9.

The Universal model QCPU/LCPU can use Z0 to Z19.

### (1) Cautions on using timers

QCPU, LCPU updates the present value of timers and turns ON/OFF the contacts of them at the execution of OUT T □ instruction.

Therefore, if "Present value  $\geq$  Set value" when the timer coil is turned ON, the contact of that timer is turned ON.

When creating a program in which the operation of the timer contact triggers the operation of another timer, create the program for the timer that operates later first.

In the following cases, all timers go ON at the same scan if the program is created in the order the timers operate.


- With high speed timers, if the set value is smaller than a scan time.
- With slow timers, if "1" is set.

A


Appendix 2CPU PERFORMANCE COMPARISON  
Appendix 2.1Comparison of Q, LCPU with AnNCPU, AnACPU, and AnUCPU

**Example**

- For timers T0 to T2, the program is created in the order the timer operates later.



- For timers T0 to T2, the program is created in the order of timer operation.



**Appendix 2.1.5 Comparison of counters**

Function		QCPU/LCPU	AnUCPU	AnACPU	AnNCPU
Designation method					
Index modification	Contact	• Enabled (only Z0 and Z1 are usable)	• Enabled		• Disabled
	Coil	• Enabled (only Z0 and Z1 are usable)	• Disabled		• Disabled
	Set value	• Disabled	• Disabled		• Disabled
	Present value	• Enabled (Z0 to Z15 are usable)*1	• Enabled		• Enabled
Update processing for present value		• When OUT Cn instruction is executed		• When END processing is done	
Contact ON/OFF processing					

\*1: The Q00J/Q00/Q01CPU can use Z0 to Z9.  
The Universal model QCPU/LCPU can use Z0 to Z19.

**Appendix 2.1.6 Comparison of display instructions**

Instruction	QCPU/LCPU	AnUCPU	AnACPU	AnNCPU
PR*1	<ul style="list-style-type: none"> <li>When SM701 is OFF: Output continued until 00<sub>H</sub> encountered</li> <li>When SM701 is ON: 16 characters output</li> </ul>	<ul style="list-style-type: none"> <li>When M9049 is OFF: Output continued until 00<sub>H</sub> encountered</li> <li>When M9049 is ON: 16 characters output</li> </ul>		
PRC*1	<ul style="list-style-type: none"> <li>When SM701 is OFF: 32-character comment output</li> <li>When SM701 is ON: Upper 16 characters output</li> </ul>	16-character comment output		

\*1: Unusable for the Q00J/Q00/Q01CPU.



## Appendix 2.1.7 Instructions whose designation format has been changed (Except dedicated instructions for AnACPU and AnUCPU)

Because the QCPU, LCPU does not have accumulators (A0, A1), the format of AnUCPU, AnACPU and AnNCPU instructions that used accumulators has been changed.

Function	QCPU/LCPU		AnUCPU/AnACPU/AnNCPU	
	Instruction Format	Remarks	Instruction Format	Remarks
16-bit rotation to right		• D : Rotation data		• Rotation data are set at A0.
		• D : Rotation data • SM700 is used for carry flag.		• Rotation data are set at A0. • M9012 is used for carry flag.
16-bit rotation to left		• D : Rotation data		• Rotation data are set at A0.
		• D : Rotation data • SM700 is used for carry flag.		• Rotation data are set at A0. • M9012 is used for carry flag.
32-bit rotation to right		• D : Rotation data		• Rotation data are set at A0 and A1.
		• D : Rotation data • SM700 is used for carry flag.		• Rotation data are set at A0 and A1. • M9012 is used for carry flag.
32-bit rotation to left		• D : Rotation data		• Rotation data are set at A0 and A1.
		• D : Rotation data • SM700 is used for carry flag.		• Rotation data are set at A0 and A1. • M9012 is used for carry flag.
16-bit data search		• Search results are stored at the D and D+1 devices.		• Search results are stored at A0 and A1.
32-bit data search		• Search results are stored at the D and D+1 devices.		• Search results are stored at A0 and A1.
16-bit data bit check		• Check results are stored at the D device.		• Check results are stored at A0.
16-bit data bit check		• Check results are stored at the D device.		• Check results are stored at A0.
Partial refresh		• Dedicated instruction is added.		• Only when M9052 is ON
8-character ASCII conversion		—		—
Carry flag set		• No dedicated instruction		—
Carry flag reset		• No dedicated instruction		—
Jump to END instruction		• Dedicated instruction is added.		• P255: END instruction designation
CHK instruction*1		• The CHKST instruction is added.		—

\*1: Unusable for the Q00J/Q00/Q01CPU/Universal model QCPU/LCPU.

A

Appendix 2CPU PERFORMANCE COMPARISON  
Appendix 2.1Comparison of Q, LCPU with AnNCPU, AnACPU, and AnUCPU


## Appendix 2.1.8 AnACPU and AnUCPU dedicated instructions

### (1) Method of expression of dedicated instructions

Dedicated instructions based on the LEDA, LEDB, LEDC, SUB, and LEDR instructions, that are used with the AnACPU or AnUCPU have been changed for the same format as the basic instructions and the application instructions for the QCPU, LCPU.

The instructions that cannot be converted due to the absence of the corresponding instructions in the QCPU, LCPU are converted into OUT SM1255/OUT SM999 (for the Q00J/Q00/Q01CPU).

The instructions that have been converted into OUT SM1255/OUT SM999 should be replaced by other instructions or deleted.



### (2) Dedicated instructions whose names have been changed

Dedicated instructions for the AnUCPU or AnACPU which have the same instruction name as is used for basic instructions and application instructions have undergone name changes in the QCPU, LCPU.

Function	QCPU/LCPU	AnUCPU/AnACPU
Floating point addition	E+	ADD
Floating point subtraction	E-	SUB
Floating point multiplication	E*	MUL
Floating point division	E/	DIV
Data dissociation	NDIS	DIS
Data association	NUNI	UNI
Updating check patterns	CHKCIR* <sup>1</sup> , CHKEND* <sup>1</sup>	CHK, CHKEND

\*1: Not available on Q00J/Q00/Q01CPU/Universal model QCPU/LCPU.



# INDEX

## 0 to 9

16-bit BIN data decrement	228
16-bit BIN data increment	228
16-bit data check	356
16-bit data exchanges	270
16-bit data exclusive NOR operations	324
16-bit data negation transfer	261
16-bit data search	354
16-bit data transfer	256
16-bit exclusive OR operations	318
1-bit shift to left of n-bit data	341
1-bit shift to right of n-bit data	341
1-word shift to left of n-word data	345
1-word shift to right of n-word data	345
32-bit BIN data decrement	229
32-bit BIN data increment	229
32-bit data check	356
32-bit data exchanges	270
32-bit data exclusive NOR operations	324
32-bit data negation transfer	261
32-bit data search	354
32-bit data transfer	256
32-bit exclusive OR operations	318
4-bit dissociation of 16-bit data	362
4-bit linking of 16-bit data	363
7-segment decode	360

## A

Addition and subtraction of floating-point data (Double precision)	212
Addition and subtraction of floating-point data (Single precision)	208
AnACPU and AnUCPU dedicated instructions	832
Annunciator output	146
Arc cosine operation on floating-point data (Double precision)	514
Arc cosine operation on floating-point data (Single precision)	513
Arc sine operation on floating-point data (Double precision)	511
Arc sine operation on floating-point data (Single precision)	509
Arc tangent operation on floating-point data (Double precision)	518
Arc tangent operation on floating-point data (Single precision)	516
Arithmetic Operation Instructions	188
Association Instructions	131

## B

Basic model QCPU	23
Batch recovery of index register	616
Batch reset of bit devices	352
Batch save of index register	616
BCD 4-digit addition and subtraction operations	198
BCD 4-digit multiplication and division operations	204
BCD 4-digit square roots	540
BCD 8-digit addition and subtraction operations	201

BCD 8-digit multiplication and division operations	206
BCD 8-digit square roots	540
BCD type arc cosine operation	549
BCD type arc sine operations	547
BCD type arc tangent operations	551
BCD type COS operations	544
BCD type SIN operation	542
BCD type TAN operation	546
BIN 16 bit-data sort operations	375
BIN 16-bit addition and subtraction operations	188
BIN 16-bit block data comparisons	182
BIN 16-bit data block addition and subtraction operations	220
BIN 16-bit data comparisons	172
BIN 16-bit dead band controls	555
BIN 16-bit multiplication and division operations	194
BIN 32 bit-data sort operations	375
BIN 32-bit addition and subtraction operations	191
BIN 32-bit block data comparisons	184
BIN 32-bit data block addition and subtraction operations	222
BIN 32-bit data comparisons	173
BIN 32-bit dead band controls	555
BIN 32-bit multiplication and division operations	196
Bit device output inversion	154
Bit device shift	157
Bit processing instructions	349
Bit reset for word devices	349
Bit set for word devices	349
Bit tests	350
Block 16-bit data exchanges	271
Block 16-bit data transfer	263
Block exclusive NOR operations	328
Block exclusive OR operations	322
Block logical products	310
Block logical sum operations	316
Block switching method	120
Buffer memory access instruction	426

## C

Calculation of averages for 16-bit data	381
Calculation of averages for 32-bit data	381
Calculation of totals for 16-bit data	378
Calculation of totals for 32-bit data	379
CC-Link	23
Changing check format of CHK	444
Character string data comparisons	179
Character string length detection	463
Character string processing instructions	447
Character string search	491
Character string transfer	259
Clock data addition operation	575
Clock data subtraction operation	577
Clock instructions	572
Common logarithm operation on floating-point data (Double precision)	538
Common logarithm operation on floating-point data (Single precision)	537
Comparison Operation Instructions	172

Complement of 2 of BIN 16-bit data (sign inversion) . . . . .	246
Complement of 2 of BIN 32-bit data (sign inversion) . . . . .	246
Conditions for Execution of Instructions . . . . .	109
Configuration of Instructions . . . . .	82
Contact Instructions . . . . .	124
Conversion from ASCII to hexadecimal BIN . . . . .	483
Conversion from BCD 4-digit data to BIN data . . . . .	233
Conversion from BCD 4-digit data to decimal ASCII data . . . . .	452
Conversion from BCD 8-digit data to BIN data . . . . .	233
Conversion from BCD 8-digit data to decimal ASCII data . . . . .	452
Conversion from BIN 16-bit data to character string . . . . .	465
Conversion from BIN 16-bit data to decimal ASCII . . . . .	447
Conversion from BIN 16-bit data to floating-point data (Double precision) . . . . .	237
Conversion from BIN 16-bit data to floating-point data (Single precision) . . . . .	235
Conversion from BIN 16-bit data to Gray code . . . . .	244
Conversion from BIN 16-bit data to hexadecimal ASCII . . . . .	449
Conversion from BIN 16-bit to BIN 32-bit data . . . . .	242
Conversion from BIN 32-bit data to character string . . . . .	465
Conversion from BIN 32-bit data to decimal ASCII . . . . .	447
Conversion from BIN 32-bit data to floating-point data (Double precision) . . . . .	237
Conversion from BIN 32-bit data to floating-point data (Single precision) . . . . .	235
Conversion from BIN 32-bit data to Gray code . . . . .	244
Conversion from BIN 32-bit data to hexadecimal ASCII . . . . .	449
Conversion from BIN 32-bit to BIN 16-bit data . . . . .	243
Conversion from BIN data to BCD 4-digit data . . . . .	231
Conversion from BIN data to BCD 8-digit data . . . . .	231
Conversion from block BCD 4-digit data to block BIN 16-bit data . . . . .	251
Conversion from block BIN 16-bit data to BCD 4-digit data . . . . .	250
Conversion from character string to BIN 16-bit data . . . . .	469
Conversion from character string to BIN 32-bit data . . . . .	469
Conversion from character string to floating-point data . . . . .	477
Conversion from decimal ASCII to BCD 4-digit data . . . . .	459
Conversion from decimal ASCII to BCD 8-digit data . . . . .	459
Conversion from decimal ASCII to BIN 16-bit data . . . . .	455
Conversion from decimal ASCII to BIN 32-bit data . . . . .	455
Conversion from Double precision to Single precision . . . . .	254
Conversion from floating-point angle to radian (Double precision) . . . . .	521
Conversion from floating-point angle to radian (Single precision) . . . . .	519

Conversion from floating-point data to BIN 16-bit data (Double precision) . . . . .	240
Conversion from floating-point data to BIN 16-bit data (Single precision) . . . . .	238
Conversion from floating-point data to BIN 32-bit data (Double precision) . . . . .	240
Conversion from floating-point data to BIN 32-bit data (Single precision) . . . . .	238
Conversion from floating-point data to character string data . . . . .	472
Conversion from floating-point radian to angle (Double precision) . . . . .	523
Conversion from floating-point radian to angle (Single precision) . . . . .	522
Conversion from Gray code to BIN 16-bit data . . . . .	245
Conversion from Gray code to BIN 32-bit data . . . . .	245
Conversion from hexadecimal ASCII to BIN 16-bit data . . . . .	457
Conversion from hexadecimal ASCII to BIN 32-bit data . . . . .	457
Conversion from hexadecimal BIN to ASCII . . . . .	481
Conversion from Single precision to Double precision . . . . .	253
COS operation on floating-point data (Double precision) . . . . .	504
COS operation on floating-point data (Single precision) . . . . .	503
Counter . . . . .	144
Counter 1-phase input up or down . . . . .	287
Counter 2-phase input up or down . . . . .	289
Counting Step Number . . . . .	110
CPU module . . . . .	23
CPU performance comparison	
counters . . . . .	830
Data that can be used by instructions . . . . .	828
display instructions . . . . .	830
I/O control mode . . . . .	827
Timer . . . . .	829
Usable devices . . . . .	826

## D

Data Control Instructions . . . . .	553
Data conversion instructions . . . . .	231
Data dissociation in byte units . . . . .	368
Data linking in byte units . . . . .	368
Data processing instructions . . . . .	354
Data Table Operation Instructions . . . . .	418
Data Transfer Instructions . . . . .	256
Date comparison . . . . .	581
Debugging and failure diagnosis instructions . . . . .	440
Decoding from 8 to 256 bits . . . . .	358
Deletion of character string . . . . .	494
Deletion of data from data tables . . . . .	423
Designating Data . . . . .	83
Designation of modification values in index modification of entire ladders . . . . .	416
Destination (D) . . . . .	82
Device range check . . . . .	104
Direct 1-byte read from file register . . . . .	608
Display instructions . . . . .	432
Dissociation of random data . . . . .	365

<b>E</b>	
Encoding from 256 to 8 bits	359
Error display and annunciator reset	437
Ethernet	23
Expansion clock data addition operation	591
Expansion clock data subtraction operation	594
Expansion Clock Instructions	589
Exponent operation on floating-point data (Double precision)	532
Exponent operation on floating-point data (Single precision)	530
Exponentiation operation on floating-point data (Double precision)	526
Exponentiation operation on floating-point data (Single precision)	525
Extracting character string data from the left	485
Extracting character string data from the right	485

<b>F</b>	
File register direct 1-byte write	609
File register switching instructions	566
File setting for comments	569
File setting for file register	567
Fixed cycle pulse output	300
Floating-point data comparisons (Double precision)	177
Floating-point data comparisons (Single precision)	175
Floating-point data to BCD	496
Floating-point data transfer (Double precision)	258
Floating-point data transfer (Single precision)	257
Floating-point sign inversion (Double precision)	249
Floating-point sign inversion (Single precision)	248
FOR to NEXT instruction loop	383
Forced end of FOR to NEXT instruction loop	385
From BCD format data to floating-point data	498

<b>G</b>	
GX Developer	23
GX Works2	23

<b>H</b>	
High Performance model QCPU	23
High-speed block transfer of file register	658
High-speed retentive timer	141
High-speed timer	141
How to Read Instruction Tables	27

<b>I</b>	
I/O refresh	285
I/O Refresh Instructions	285
Identical 16-bit data block transfer	266
Identical 32-bit data block transfer	268
Index modification of entire ladder	413
Indexing	91
Indexing with 16-bit index registers	91
Indexing with 32-bit	92
Indirect address read operations	611
Indirect Specification	100
Insertion of character string	492

Insertion of data in data tables	423
Instructions whose designation format has been changed	831
Intelligent function module device	23
Interrupt disable	278
Interrupt enable	278
Interrupt program mask	278

<b>J</b>	
Jump to END	277

<b>L</b>	
L series	23
Ladder block parallel connection	131
Ladder block series connection	131
LCPU	23
Leading edge output	152
Left rotation of 16-bit data	333
Left rotation of 32-bit data	337
Linking character strings	225
Linking of random data	365
List of arithmetic operation instructions	39
List of association instructions	30
List of bit processing instructions	56
List of buffer memory access instructions	62
List of character string processing instructions	63
List of clock instructions	72
List of comparison operation instructions	33
List of contact instructions	29
List of data control instructions	70
List of data conversion instructions	44
List of data processing instructions	56
List of data transfer instructions	47
List of debugging and failure diagnosis instructions	63
List of display instructions	62
List of expansion clock instructions	75
List of I/O refresh instructions	49
List of instructions for Multiple CPU high-speed transmission dedicated	81
List of instructions for Network refresh	79
List of instructions for reading from the CPU shared memory of another CPU	80
List of instructions for reading/writing routing information	79
List of instructions for Redundant system (For Redundant CPU)	81
List of instructions for writing to the CPU shared memory of host CPU	80
List of logical operation instructions	51
List of master control instructions	32
List of other convenient instructions	50
List of other instructions	32,76
List of output instructions	31
List of program branch instructions	49
List of program control instructions	76
List of program execution control instructions	49
List of rotation instructions	53
List of shift instructions	31,54
List of special function instructions	67
List of structure creation instructions	59
List of switching instructions	72
List of table operation instructions	61
List of termination instructions	32

Loading and unloading	656
Loading program from memory card	652
Logical products with 16-bit data	306
Logical products with 32-bit data	306
Logical sums of 16-bit data	312
Logical sums of 32-bit data	312
Low-speed retentive timer	141
Low-speed timer	141

## M

Main routine program end	163
Master Control Instructions	159
Matrix input	302
Maximum value search for 16-bit data	371
Maximum value search for 32-bit data	371
MELSECNET(II/B)	23
MELSECNET/10	23
MELSECNET/H	23
Minimum value search for 16-bit data	373
Minimum value search for 32-bit data	373
Multiplication and division of floating-point data (Double precision)	218
Multiplication and division of floating-point data (Single precision)	216

## N

Natural logarithm operation on floating-point data (Double precision)	535
Natural logarithm operation on floating-point data (Single precision)	534
n-bit shift to left of 16-bit data	339
n-bit shift to left of n-bit data	343
n-bit shift to right of 16-bit data	339
n-bit shift to right of n-bit data	343
No operations	168
Number of devices and number of transfers (n)	82
Numerical key input using keyboard	612
n-word shift to left of n-word data	346
n-word shift to right of n-word data	346

## O

Operation Processing Time	
Basic Model QCPU	707
High Performance Model QCPU/	
Process CPU/Redundant CPU	722
LCPU	802
Universal Model QCPU	746
Operation results conversion	136
Operation results inversion	135
Operation results pop	132
Operation results push	132
Operation results read	132
Operation start	124
Other Convenient Instructions	287
Other instructions	167,605
Out (excluding timers, counters, and annunciators)	139

## P

Parallel connection	124
Pointer branch	274

Print ASCII code	432
Print comment	434
Process CPU	23
Program Branch Instructions	274
Program control instructions	597
Program Execution Control Instructions	278
Program execution status check	603
Program low speed execution registration	601
Program output OFF standby	599
Program scan execution registration	600
Program standby	598
Programming Tool	23
Pulse conversion of direct output	155
Pulse conversion of edge relay operation results	137
Pulse density measurement	298
Pulse NOT operation start	128
Pulse NOT parallel connection	128
Pulse NOT series connection	128
Pulse operation start	126
Pulse parallel connection	126
Pulse series connection	126
Pulse width modulation	301

## Q

Q series	23
Q3□B	23
Q3□DB	24
Q3□RB	24
Q3□SB	24
Q5□B	24
Q6□B	24
Q6□RB	24
Q6□WRB	24
QA1S5□B	24
QA1S6□B	24
QnCPU	23
QnHCPU	23
QnPHCPU	23
QnPRHCPU	23
QnU(D)(H)CPU	23
QnUCPU	23
QnUD(H)CPU	23
QnUDE(H)CPU	23

## R

Ramp signal	296
Random number generation	539
Random replacement in character strings	487
Random selection from character strings	487
Reading 1-word data from the intelligent function module	426
Reading 2-word data from the intelligent function module	426
Reading clock data	572
Reading data from designated file	638
Reading data from standard ROM	651
Reading device comment data	461
Reading Devices from Another CPU	699
Reading expansion clock data	589
Reading from other CPU shared memory	681
Reading module information	618
Reading module model name	622
Reading newest data from data tables	421

Reading oldest data from tables	419
Reading routing information	669
Reading/Writing Routing Information	669
Recovery from interrupt programs	284
Redundant CPU	23
Refresh	407
Refresh for the designated module	665
Registering routing information	670
Resetting annunciators	150
Resetting devices (excluding annunciators)	148
Resetting the master control	159
Return from subroutine programs	390
Right rotation of 16-bit data	330
Right rotation of 32-bit data	335
Rotary table shortest direction control	294
Rotation instruction	330

## S

Scaling (Coordinate data by point)	560
Scaling (Coordinate data by X and Y)	563
Select refresh	409,412
Sequence program stop	167
Serial number access method	120
Series connection	124
Series updates	539
Setting annunciators	150
Setting devices (excluding annunciators)	147
Setting the master control	159
Shift instruction	339
Shift Instructions	157
SIN operation on floating-point data (Double precision)	501
SIN operation on floating-point data (Single precision)	500
Source (S)	82
Special format failure check	440
Special function instructions	500
Special function timer	292
Square root operation for floating-point data (Double precision)	529
Square root operation for floating-point data (Single precision)	527
standard device registers (Z)	103
Structure creation instructions	383
Subroutine calls between program files	395
Subroutine output OFF calls between program files	399
Subroutine program calls	386,404
Subroutine program output OFF calls	391
Subset Processing	102
Switching file register block numbers	566
System Switching	703

## T

TAN operation on floating-point data (Double precision)	508
TAN operation on floating-point data (Single precision)	506
Teaching timer	291
Termination Instructions	163
Time check	607
Time comparison	585

Time data conversion (from Hour/Minute/Second to Second)	579
Time data conversion (from Second to Hour/Minute/ Second)	580
Timing pulse generation	606
Trace reset	626
Trace set	626
Trailing edge output	152
Types of Instructions	25

## U

Universal model QCPU	23
Unloading program from program memory	654
Upper and lower byte exchanges	273
Upper and lower limit controls for BIN 16-bit data	553
Upper and lower limit controls for BIN 32-bit data	553
User Message	662

## W

Watchdog timer reset	605
Writing 1-word data to the intelligent function module	428
Writing 2-word data to the intelligent function module	428
Writing clock data	573
Writing data to designated file	628
Writing data to standard ROM	649
Writing data to the data table	418
Writing Devices to Another CPU	696
Writing to host CPU shared memory	673,676

## Z

Zone control for BIN 16-bit data	558
Zone control for BIN 32-bit data	558



# INSTRUCTION INDEX

## Symbols

\$+(P)	225
\$<	179
\$<=	179
\$<>	179
\$=	179
\$>	179
\$>=	179
\$MOV(P)	259
-(P)	188
*(P)	194
+(P)	188
/(P)	194
<	172
<=	172
<>	172
=	172
>	172
>=	172

## A

ACOS(P)	513
ACOSD(P)	514
ADRSET(P)	611
ANB	131
AND	124
ANDF	126
ANDFI	128
ANDP	126
ANDPI	128
ANI	124
ASC(P)	481
ASIN(P)	509
ASIND(P)	511
ATAN(P)	516
ATAND(P)	518

## B

B-(P)	198
B*(P)	204
B+(P)	198
B/(P)	204
BACOS(P)	549
BAND(P)	555
BASIN(P)	547
BATAN(P)	551
BCD(P)	231
BCDDA(P)	452
BCOS(P)	544
BDSQR(P)	540
BIN(P)	233
BINDA(P)	447
BINHA(P)	449
BK-(P)	220
BK+(P)	220
BKAND(P)	310
BKBCD(P)	250

BKBIN(P)	251
BKCMP□	182
BKCMP□P	182
BKOR(P)	316
BKRST(P)	352
BKXNR(P)	328
BKXOR(P)	322
BMOV(P)	263
BREAK(P)	385
BRST(P)	349
BSET(P)	349
BSFL(P)	341
BSFR(P)	341
BSIN(P)	542
BSQR(P)	540
BTAN(P)	546
BTOW(P)	368
BXCH(P)	271

## C

CALL(P)	386
CCOM	412
CHK	440
CHKCIR	444
CHKEND	444
CHKST	440
CJ	274
CML(P)	261
COM	407,409
COMRD(P)	461
COS(P)	503
COSD(P)	504

## D

D-(P)	191
D(P).DDR	699
D(P).DDWR	696
D*(P)	196
D+(P)	191
D/(P)	196
D<	173
D<=	173
D<>	173
D=	173
D>	173
D>=	173
DABCD(P)	459
DABIN(P)	455
DAND(P)	306
DATE-(P)	577
DATE+(P)	575
DATERD(P)	572
DATEWR(P)	573
DB-(P)	201
DB*(P)	206
DB+(P)	201
DB/(P)	206

DBAND(P)	555
DBCD(P)	231
DBCDDA(P)	452
DBIN(P)	233
DBINDA(P)	447
DBINHA(P)	449
DBK-(P)	222
DBK+(P)	222
DBKCOMP□	184
DBKCOMP□P	184
DBL(P)	242
DCML(P)	261
DDABCD(P)	459
DDABIN(P)	455
DDEC(P)	229
DEC(P)	228
DECO(P)	358
DEG(P)	522
DEGD(P)	523
DELTA(P)	155
DFLT(P)	235
DFLTD(P)	237
DFMOV(P)	268
DFRO(P)	426,681
DGBIN(P)	245
DGRY(P)	244
DHABIN(P)	457
DI	278
DINC(P)	229
DINT(P)	238
DINTD(P)	240
DIS(P)	362
DLIMIT(P)	553
DMAX(P)	371
DMEAN(P)	381
DMIN(P)	373
DMOV(P)	256
DNEG(P)	246
DOR(P)	312
DRCL(P)	337
DRCR(P)	335
DROL(P)	337
DROR(P)	335
DSCL(P)	560
DSCL2(P)	563
DSER(P)	354
DSFL(P)	345
DSFR(P)	345
DSORT	375
DSTR(P)	465
DSUM(P)	356
DT<	581
DT<=	581
DT<>	581
DT=	581
DT>	581
DT>=	581
DTEST(P)	350
DTO(P)	428,676
DUTY	606
DVAL(P)	469
DWSUM(P)	379
DXCH(P)	270
DXNR(P)	324

DXOR(P)	318
DZONE(P)	558

## E

E-(P)	208
E*(P)	216
E+(P)	208
E/(P)	216
E<	175
E<=	175
E<>	175
E=	175
E>	175
E>=	175
ECALL(P)	395
ECON(P)	253
ED-(P)	212
ED*(P)	218
ED+(P)	212
ED/(P)	218
ED<	177
ED<=	177
ED<>	177
ED=	177
ED>	177
ED>=	177
EDCON(P)	254
EDMOV(P)	258
EDNEG(P)	249
EFCALL(P)	399
EGF	137
EGP	137
EI	278
EMOD(P)	496
EMOV(P)	257
ENCO(P)	359
END	165
ENEG(P)	248
EREXP(P)	498
ESTR(P)	472
EVAL(P)	477
EXP(P)	530
EXPD(P)	532

## F

FCALL(P)	391
FDEL(P)	423
FEND	163
FF	154
FIFR(P)	419
FIFW(P)	418
FINS(P)	423
FLT(P)	235
FLTD(P)	237
FMOV(P)	266
FOR	383
FPOP(P)	421
FROM(P)	426,681

**G**

GBIN(P).....	245
GOEND.....	277
GRY(P).....	244

**H**

HABIN(P).....	457
HEX(P).....	483
HOUR(P).....	580

**I**

IMASK.....	278
INC(P).....	228
INSTR(P).....	491
INT(P).....	238
INTD(P).....	240
INV.....	135
IRET.....	284
IX.....	413
IXDEV.....	416
IXEND.....	413
IXSET.....	416

**J**

JMP.....	274
----------	-----

**K**

KEY.....	612
----------	-----

**L**

LD.....	124
LDF.....	126
LDFI.....	128
LDI.....	124
LDP.....	126
LDPI.....	128
LEDR.....	437
LEFT(P).....	485
LEN(P).....	463
LIMIT(P).....	553
LOG(P).....	534
LOG10(P).....	537
LOG10D(P).....	538
LOGD(P).....	535

**M**

MAX(P).....	371
MC.....	159
MCR.....	159
MEAN(P).....	381
MEF.....	136
MEP.....	136
MIDR(P).....	487
MIDW(P).....	487
MIN(P).....	373
MOV(P).....	256

MPP.....	132
MPS.....	132
MRD.....	132
MTR.....	302

**N**

NDIS(P).....	365
NEG(P).....	246
NEXT.....	383
NOP.....	168
NOPLF.....	168
NUNI(P).....	365

**O**

OR.....	124
ORB.....	131
ORF.....	126
ORFI.....	128
ORI.....	124
ORP.....	126
ORPI.....	128
OUT.....	139
OUT C.....	144
OUT F.....	146
OUT T.....	141
OUTH T.....	141

**P**

PAGE n.....	168
PCHK.....	603
PLF.....	152
PLOADP.....	652
PLOW(P).....	601
PLS.....	152
PLSY.....	300
POFF(P).....	599
POW(P).....	525
POWD(P).....	526
PR.....	432
PRC.....	434
PSCAN(P).....	600
PSTOP(P).....	598
PSWAPP.....	656
PUNLOADP.....	654
PWM.....	301

**Q**

QCDSET(P).....	569
QDRSET(P).....	567

**R**

RAD(P).....	519
RADD(P).....	521
RAMP.....	296
RBMOV(P).....	658
RCL(P).....	333
RCR(P).....	330
RET.....	390

RFS(P)	285
RIGHT(P)	485
RND(P)	539
ROL(P)	333
ROR(P)	330
ROTC	294
RSET(P)	566
RST	148
RST F	150

## S

S(P).DATE-	594
S(P).DATE+	591
S(P).DATERD	589
S(P).DEVLD	651
S(P).RTREAD	669
S(P).RTWRITE	670
S(P).TO	673
S(P).ZCOM	665
SCJ	274
SCL(P)	560
SCL2(P)	563
SECOND(P)	579
SEG(P)	360
SER(P)	354
SET	147
SET F	150
SFL(P)	339
SFR(P)	339
SFT(P)	157
SFTBL(P)	343
SFTBR(P)	343
SFTWL(P)	346
SFTWR(P)	346
SIN(P)	500
SIND(P)	501
SORT	375
SP.CONTSW	703
SP.DEVST	649
SP.FREAD	638
SP.FWRITE	628
SPD	298
SQR(P)	527
SQRD(P)	529
SRND(P)	539
STMR	292
STOP	167
STR(P)	465
STRDEL(P)	494
STRINS(P)	492
SUM(P)	356
SWAP(P)	273

## T

TAN(P)	506
TAND(P)	508
TEST(P)	350
TIMCHK	607
TM<	585
TM<=	585
TM<>	585
TM=	585

TM>	585
TM>=	585
TO(P)	428,676
TRACE	626
TRACER	626
TTMR	291
TYPERD(P)	622

## U

UDCNT1	287
UDCNT2	289
UMSG	662
UNI(P)	363
UNIRD(P)	618

## V

VAL(P)	469
--------	-----

## W

WAND(P)	306
WDT(P)	605
WOR(P)	312
WORD(P)	243
WSUM(P)	378
WTOB(P)	368
WXNR(P)	324
WXOR(P)	318

## X

XCALL	404
XCH(P)	270

## Z

ZONE(P)	558
ZPOP(P)	616
ZPUSH(P)	616
ZRRDB(P)	608
ZRWRB(P)	609

# **WARRANTY**

Please confirm the following product warranty details before using this product.

## **1. Gratis Warranty Term and Gratis Warranty Range**

If any faults or defects (hereinafter "Failure") found to be the responsibility of Mitsubishi occurs during use of the product within the gratis warranty term, the product shall be repaired at no cost via the sales representative or Mitsubishi Service Company.

However, if repairs are required onsite at domestic or overseas location, expenses to send an engineer will be solely at the customer's discretion. Mitsubishi shall not be held responsible for any re-commissioning, maintenance, or testing on-site that involves replacement of the failed module.

[Gratis Warranty Term]

The gratis warranty term of the product shall be for one year after the date of purchase or delivery to a designated place.

Note that after manufacture and shipment from Mitsubishi, the maximum distribution period shall be six (6) months, and the longest gratis warranty term after manufacturing shall be eighteen (18) months. The gratis warranty term of repair parts shall not exceed the gratis warranty term before repairs.

[Gratis Warranty Range]

- (1) The range shall be limited to normal use within the usage state, usage methods and usage environment, etc., which follow the conditions and precautions, etc., given in the instruction manual, user's manual and caution labels on the product.
- (2) Even within the gratis warranty term, repairs shall be charged for in the following cases.
  1. Failure occurring from inappropriate storage or handling, carelessness or negligence by the user. Failure caused by the user's hardware or software design.
  2. Failure caused by unapproved modifications, etc., to the product by the user.
  3. When the Mitsubishi product is assembled into a user's device, Failure that could have been avoided if functions or structures, judged as necessary in the legal safety measures the user's device is subject to or as necessary by industry standards, had been provided.
  4. Failure that could have been avoided if consumable parts (battery, backlight, fuse, etc.) designated in the instruction manual had been correctly serviced or replaced.
  5. Failure caused by external irresistible forces such as fires or abnormal voltages, and Failure caused by force majeure such as earthquakes, lightning, wind and water damage.
  6. Failure caused by reasons unpredictable by scientific technology standards at time of shipment from Mitsubishi.
  7. Any other failure found not to be the responsibility of Mitsubishi or that admitted not to be so by the user.

## **2. Onerous repair term after discontinuation of production**

(1) Mitsubishi shall accept onerous product repairs for seven (7) years after production of the product is discontinued.

Discontinuation of production shall be notified with Mitsubishi Technical Bulletins, etc.

(2) Product supply (including repair parts) is not available after production is discontinued.

## **3. Overseas service**

Overseas, repairs shall be accepted by Mitsubishi's local overseas FA Center. Note that the repair conditions at each FA Center may differ.

## **4. Exclusion of loss in opportunity and secondary loss from warranty liability**

Regardless of the gratis warranty term, Mitsubishi shall not be liable for compensation of damages caused by any cause found not to be the responsibility of Mitsubishi, loss in opportunity, lost profits incurred to the user by Failures of Mitsubishi products, special damages and secondary damages whether foreseeable or not, compensation for accidents, and compensation for damages to products other than Mitsubishi products, replacement by the user, maintenance of on-site equipment, start-up test run and other tasks.

## **5. Changes in product specifications**

The specifications given in the catalogs, manuals or technical documents are subject to change without prior notice.

Microsoft, Windows, Windows NT are registered trademarks of Microsoft Corporation in the United States and other countries.

Pentium and Celeron are trademarks of Intel Corporation in the United States and other countries.

Ethernet is a trademark of Xerox Co., Ltd. in the United States.

CompactFlash is a trademark of SanDisk Corporation.

VxWorks, Tornado, WindPower, WindSh and WindView are registered trademarks of Wind River Systems, Inc.

Other company names and product names used in this document are trademarks or registered trademarks of respective owners.



# MELSEC-Q/L Programming Manual

## Common Instruction

MODEL	QCPU-P-KY-E
MODEL CODE	13JW10
SH(NA)-080809ENG-J(1110)KWIX	



HEAD OFFICE : TOKYO BUILDING, 2-7-3 MARUNOUCHI, CHIYODA-KU, TOKYO 100-8310, JAPAN  
NAGOYA WORKS : 1-14, YADA-MINAMI 5-CHOME, HIGASHI-KU, NAGOYA, JAPAN

When exported from Japan, this manual does not require application to the Ministry of Economy, Trade and Industry for service transaction permission.

Specifications subject to change without notice.





**HEADQUARTERS**

MITSUBISHI ELECTRIC EUROPE B.V. **EUROPE**  
 German Branch  
 Gothaer Straße 8  
**D-40880 Ratingen**  
 Phone: +49 (0)2102 / 486-0  
 Fax: +49 (0)2102 / 486-1120

MITSUBISHI ELECTRIC EUROPE B.V.-org.sl. **CZECH REP.**  
 Czech Branch  
 Avenir Business Park, Radlická 714/113a  
**CZ-158 00 Praha 5**  
 Phone: +420 - 251 551 470  
 Fax: +420 - 251-551-471

MITSUBISHI ELECTRIC EUROPE B.V. **FRANCE**  
 French Branch  
 25, Boulevard des Bouvets  
**F-92741 Nanterre Cedex**  
 Phone: +33 (0)1 / 55 68 55 68  
 Fax: +33 (0)1 / 55 68 57 57

MITSUBISHI ELECTRIC EUROPE B.V. **IRELAND**  
 Irish Branch  
 Westgate Business Park, Ballymount  
**IRL-Dublin 24**  
 Phone: +353 (0)1 4198800  
 Fax: +353 (0)1 4198890

MITSUBISHI ELECTRIC EUROPE B.V. **ITALY**  
 Italian Branch  
 Viale Colleoni 7  
**I-20041 Agrate Brianza (MB)**  
 Phone: +39 039 / 60 53 1  
 Fax: +39 039 / 60 53 312

MITSUBISHI ELECTRIC EUROPE B.V. **POLAND**  
 Poland Branch  
 Krakowska 50  
**PL-32-083 Balice**  
 Phone: +48 (0)12 / 630 47 00  
 Fax: +48 (0)12 / 630 47 01

MITSUBISHI ELECTRIC EUROPE B.V. **RUSSIA**  
 52, bid. 3 Kosmodamianskaya nab 8 floor  
**RU-115054 Moscow**  
 Phone: +7 495 721-2070  
 Fax: +7 495 721-2071

MITSUBISHI ELECTRIC EUROPE B.V. **SPAIN**  
 Spanish Branch  
 Carretera de Rubí 76-80  
**E-08190 Sant Cugat del Vallés (Barcelona)**  
 Phone: 902 131121 // +34 935653131  
 Fax: +34 935891579

MITSUBISHI ELECTRIC EUROPE B.V. **UK**  
 UK Branch  
 Travellers Lane  
**UK-Hatfield, Herts. AL10 8XB**  
 Phone: +44 (0)1707 / 27 61 00  
 Fax: +44 (0)1707 / 27 86 95

MITSUBISHI ELECTRIC CORPORATION **JAPAN**  
 Office Tower "Z" 14 F  
 8-12,1 chome, Harumi Chuo-Ku  
**Tokyo 104-6212**  
 Phone: +81 3 622 160 60  
 Fax: +81 3 622 160 75

MITSUBISHI ELECTRIC AUTOMATION, Inc. **USA**  
 500 Corporate Woods Parkway  
**Vernon Hills, IL 60061**  
 Phone: +1 847 478 21 00  
 Fax: +1 847 478 22 53

**EUROPEAN REPRESENTATIVES**

GEVA **AUSTRIA**  
 Wiener Straße 89  
**AT-2500 Baden**  
 Phone: +43 (0)2252 / 85 55 20  
 Fax: +43 (0)2252 / 488 60

TECHNIKON **BELARUS**  
 Oktyabrskaya 19, Off. 705  
**BY-220030 Minsk**  
 Phone: +375 (0)17 / 210 46 26  
 Fax: +375 (0)17 / 210 46 26

ESCO DRIVES & AUTOMATION **BELGIUM**  
 Culliganlaan 3  
**BE-1831 Diegem**  
 Phone: +32 (0)2 / 717 64 30  
 Fax: +32 (0)2 / 717 64 31

Koning & Hartman b.v. **BELGIUM**  
 Woluwelaan 31  
**BE-1800 Vilvoorde**  
 Phone: +32 (0)2 / 257 02 40  
 Fax: +32 (0)2 / 257 02 49

INEA RBT d.o.o. **BOSNIA AND HERZEGOVINA**  
 Aleja Lipa 56  
**BA-71000 Sarajevo**  
 Phone: +387 (0)33 / 921 164  
 Fax: +387 (0)33 / 524 539

AKHNATON **BULGARIA**  
 4, Andrej Ljapchev Blvd., PO Box 21  
**BG-1756 Sofia**  
 Phone: +359 (0)2 / 817 6000  
 Fax: +359 (0)2 / 97 44 06 1

INEA RBT d.o.o. **CROATIA**  
 Losinjska 4 a  
**HR-10000 Zagreb**  
 Phone: +385 (0)1 / 36 940 -01 / -02 / -03  
 Fax: +385 (0)1 / 36 940 -03

AutoCont C.S. s.r.o. **CZECH REPUBLIC**  
 Technologická 374/6  
**CZ-708 00 Ostrava-Pustkovec**  
 Phone: +420 595 691 150  
 Fax: +420 595 691 199

Beijer Electronics A/S **DENMARK**  
 Lykkegårdsvej 17  
**DK-4000 Roskilde**  
 Phone: +45 (0)46 / 75 76 66  
 Fax: +45 (0)46 / 75 56 26

Beijer Electronics Eesti OÜ **ESTONIA**  
 Pärnu mnt.160i  
**EE-11317 Tallinn**  
 Phone: +372 (0)6 / 51 81 40  
 Fax: +372 (0)6 / 51 81 49

Beijer Electronics OY **FINLAND**  
 Peltoie 37  
**FIN-28400 Ulvila**  
 Phone: +358 (0)207 / 463 540  
 Fax: +358 (0)207 / 463 541

UTEKO **GREECE**  
 5, Mavrogenous Str.  
**GR-18542 Piraeus**  
 Phone: +30 211 / 1206 900  
 Fax: +30 211 / 1206 999

MELTRADE Kft. **HUNGARY**  
 Fertő utca 14.  
**HU-1107 Budapest**  
 Phone: +36 (0)1 / 431-9726  
 Fax: +36 (0)1 / 431-9727

Beijer Electronics SIA **LATVIA**  
 Rītašmaš iela 23  
**LV-1058 Rīga**  
 Phone: +371 (0)784 / 2280  
 Fax: +371 (0)784 / 2281

Beijer Electronics UAB **LITHUANIA**  
 Savanoriu Pr. 187  
**LT-02300 Vilnius**  
 Phone: +370 (0)5 / 232 3101  
 Fax: +370 (0)5 / 232 2980

**EUROPEAN REPRESENTATIVES**

ALFATRADE Ltd. **MALTA**  
 99, Paola Hill  
**Malta- Paola PLA 1702**  
 Phone: +356 (0)21 / 697 816  
 Fax: +356 (0)21 / 697 817

INTEHSIS srl **MOLDOVA**  
 bld. Traian 23/1  
**MD-2060 Kishinev**  
 Phone: +373 (0)22 / 66 4242  
 Fax: +373 (0)22 / 66 4280

HIFLEX AUTOM.TECHNIEK B.V. **NETHERLANDS**  
 Wolweverstraat 22  
**NL-2984 CD Ridderkerk**  
 Phone: +31 (0)180 - 46 60 04  
 Fax: +31 (0)180 - 44 23 55

Koning & Hartman b.v. **NETHERLANDS**  
 Haarlerbergweg 21-23  
**NL-1101 CH Amsterdam**  
 Phone: +31 (0)20 / 587 76 00  
 Fax: +31 (0)20 / 587 76 05

Beijer Electronics AS **NORWAY**  
 Postboks 487  
**NO-3002 Drammen**  
 Phone: +47 (0)32 / 24 30 00  
 Fax: +47 (0)32 / 84 85 77

Fonseca S.A. **PORTUGAL**  
 R. João Francisco do Casal 87/89  
**PT - 3801-997 Aveiro, Esgueira**  
 Phone: +351 (0)234 / 303 900  
 Fax: +351 (0)234 / 303 910

Sirius Trading & Services srl **ROMANIA**  
 Aleea Lacul Morii Nr. 3  
**RO-060841 Bucuresti, Sector 6**  
 Phone: +40 (0)21 / 430 40 06  
 Fax: +40 (0)21 / 430 40 02

INEA RBT d.o.o. **SERBIA**  
 Izletnicka 10  
**SER-113000 Smederevo**  
 Phone: +381 (0)26 / 615 401  
 Fax: +381 (0)26 / 615 401

SIMAP s.r.o. **SLOVAKIA**  
 Jána Derku 1671  
**SK-911 01 Trenčín**  
 Phone: +421 (0)32 743 04 72  
 Fax: +421 (0)32 743 75 20

PROCONT, spol. s r.o. **SLOVAKIA**  
 Prešov  
 Kúpeľná 1/A  
**SK-080 01 Prešov**  
 Phone: +421 (0)51 7580 611  
 Fax: +421 (0)51 7580 650

INEA RBT d.o.o. **SLOVENIA**  
 Stegne 11  
**SI-1000 Ljubljana**  
 Phone: +386 (0)1 / 513 8116  
 Fax: +386 (0)1 / 513 8170

Beijer Electronics AB **SWEDEN**  
 Box 426  
**SE-20124 Malmö**  
 Phone: +46 (0)40 / 35 86 00  
 Fax: +46 (0)40 / 93 23 01

Omni Ray AG **SWITZERLAND**  
 Im Schörl 5  
**CH-8600 Dübendorf**  
 Phone: +41 (0)44 / 802 28 80  
 Fax: +41 (0)44 / 802 28 28

GTS **TURKEY**  
 Bayraktar Bulvarı Nutuk Sok. No:5  
**TR-34775 Yukarı Dudullu-Ümraniye-İSTANBUL**  
 Phone: +90 (0)216 526 39 90  
 Fax: +90 (0)216 526 3995

CSC Automation Ltd. **UKRAINE**  
 4-B, M. Raskovoyi St.  
**UA-02660 Kiev**  
 Phone: +380 (0)44 / 494 33 55  
 Fax: +380 (0)44 / 494-33-66

Systemgroup **UKRAINE**  
 2 M. Krivonosy St.  
**UA-03680 Kiev**  
 Phone: +380 (0)44 / 490 92 29  
 Fax: +380 (0)44 / 248 88 68

**EURASIAN REPRESENTATIVES**

TOO Kazpromavtomatika **KAZAKHSTAN**  
 Ul. Zhambyla 28  
**KAZ-100017 Karaganda**  
 Phone: +7 7212 / 50 10 00  
 Fax: +7 7212 / 50 11 50

**MIDDLE EAST REPRESENTATIVES**

ILAN & GAVISH Ltd. **ISRAEL**  
 24 Shenkar St., Kiryat Arie  
**IL-49001 Petah-Tiqva**  
 Phone: +972 (0)3 / 922 18 24  
 Fax: +972 (0)3 / 924 0761

GIRIT CELADON LTD **ISRAEL**  
 12 H'aomanut Street  
**IL-42505 Netanya**  
 Phone: +972 (0)9 / 863 39 80  
 Fax: +972 (0)9 / 885 24 30

CEG INTERNATIONAL **LEBANON**  
 Cebaco Center/Block A Autostrade DORA  
**Lebanon - Beirut**  
 Phone: +961 (0)1 / 240 430  
 Fax: +961 (0)1 / 240 438

**AFRICAN REPRESENTATIVE**

CBI Ltd. **SOUTH AFRICA**  
 Private Bag 2016  
**ZA-1600 Isando**  
 Phone: + 27 (0)11 / 977 0770  
 Fax: + 27 (0)11 / 977 0761