## MITSUBISHI

Mitsubishi Programmable Controller


MELSEC-Q/L Programming Manual
Common Instruction

## - SAFETY PRECAUTIONS

(Always read these cautions before using the product)

Before using this product, please read this manual and the related manuals introduced in this manual, and pay full attention to safety to handle the product correctly.

Please store this manual in a safe place and make it accessible when required. Always forward a copy of the manual to the end user.

## - CONDITIONS OF USE FOR THE PRODUCT•

(1) Mitsubishi programmable controller ("the PRODUCT") shall be used in conditions;
i) where any problem, fault or failure occurring in the PRODUCT, if any, shall not lead to any major or serious accident; and
ii) where the backup and fail-safe function are systematically or automatically provided outside of the PRODUCT for the case of any problem, fault or failure occurring in the PRODUCT.
(2) The PRODUCT has been designed and manufactured for the purpose of being used in general industries.
MITSUBISHI SHALL HAVE NO RESPONSIBILITY OR LIABILITY (INCLUDING, BUT NOT LIMITED TO ANY AND ALL RESPONSIBILITY OR LIABILITY BASED ON CONTRACT, WARRANTY, TORT, PRODUCT LIABILITY) FOR ANY INJURY OR DEATH TO PERSONS OR LOSS OR DAMAGE TO PROPERTY CAUSED BY the PRODUCT THAT ARE OPERATED OR USED IN APPLICATION NOT INTENDED OR EXCLUDED BY INSTRUCTIONS, PRECAUTIONS, OR WARNING CONTAINED IN MITSUBISHI'S USER, INSTRUCTION AND/OR SAFETY MANUALS, TECHNICAL BULLETINS AND GUIDELINES FOR the PRODUCT.
("Prohibited Application")
Prohibited Applications include, but not limited to, the use of the PRODUCT in;

- Nuclear Power Plants and any other power plants operated by Power companies, and/or any other cases in which the public could be affected if any problem or fault occurs in the PRODUCT.
- Railway companies or Public service purposes, and/or any other cases in which establishment of a special quality assurance system is required by the Purchaser or End User.
- Aircraft or Aerospace, Medical applications, Train equipment, transport equipment such as Elevator and Escalator, Incineration and Fuel devices, Vehicles, Manned transportation, Equipment for Recreation and Amusement, and Safety devices, handling of Nuclear or Hazardous Materials or Chemicals, Mining and Drilling, and/or other applications where there is a significant risk of injury to the public or property.


## REVISIONS

*The manual number is given on the bottom left of the back cover.

| Print Date | *Manual Number | Revision |
| :---: | :---: | :---: |
| Dec., 2008 | SH (NA)-080809ENG-A | First edition |
| Mar., 2009 | SH (NA)-080809ENG-B | Partial corrections <br> Section 3.3, 3.8, 5.1.3, 6.1.7, 6.2.14, 7.3.3, 7.11.18, 7.11.19, 7.12.1.5,12.7, $7.12 .11,7.12 .25,7.12 .26,7.13 .4,7.13 .5,7.15 .7,7.15 .8$ |
| Jul., 2009 | SH (NA)-080809ENG-C | Revision because of function support by the Universal model QCPU having a serial number "11043" or later <br> Partial corrections <br> Section 2.1, 2.5.6, 2.5.18, 2.5.20, 7.6.9, 7.12.7, 7.12.11, 12.1.3, 12.1.4, <br> APPENDIX 1.2, 1.3, 1.4.2, 3, 5.1 <br> Additions <br> Section 2.5.16, 7.16, 7.18.10 <br> Modification <br> Section 2.5.21 $\rightarrow$ 2.5.22, Section 2.5.22 $\rightarrow$ 2.5.21, Section $9.13 \rightarrow$ 7.6.10, <br> Section $9.14 \rightarrow$ 7.6.1, Section $9.15 \rightarrow 7.16$, Section $9.15 .1 \rightarrow 7.16 .1$, <br> Section $9.15 .2 \rightarrow 7.16 .2$, Section $9.15 .3 \rightarrow 7.16 .3$, Section $9.1 \rightarrow 7.18 .9$, <br> Section $9.2 \rightarrow 7.18 .11$, Section $9.3 \rightarrow 7.18 .12$, Section $9.4 \rightarrow 7.18 .13$, <br> Section $9.5 \rightarrow 7.18 .14$, Section $9.6 \rightarrow 7.18 .15$, Section $9.7 \rightarrow 7.18 .16$, <br> Section $9.8 \rightarrow 7.18 .17$, Section $9.9 \rightarrow 7.18 .18$, Section $9.10 \rightarrow 7.18 .19$, <br> Section $9.11 \rightarrow$ 9.1, Section $9.11 .1 \rightarrow$ 9.1.1, Section $9.11 .2 \rightarrow$ 9.1.2, <br> Section $9.12 \rightarrow 9.2$, Section $9.12 .1 \rightarrow 9.2 .1$, Chapter $10 \rightarrow 11$, Chapter $11 \rightarrow 10$ |
| Jan., 2010 | SH (NA)-080809ENG-D | Model Additions <br> L02CPU, L26CPU-BT <br> Partial corrections <br> SAFETY PRECAUTIONS, INTRODUCTION, MANUALS, Chapter 1, Section 2.3.2, 2.4.1, 2.4.2, 2.4.3, 2.4.4, 2.5.1, 2.5.6, 2.5.18, 3.2.4, 3.3, 3.4, 3.5.1, 3.5.2, <br> 3.6, 3.8, 3.10, Chapter 4, 5, 6, 7, 8, 9, 10, 11, 12, APPENDIX 1.1, 2.1, 3, 4, INDEX, Warranty <br> Additions <br> CONDITIONS OF USE FOR THE PRODUCT, Section 2.6.1, 2.6.2, 2.7.1, 2.7.2, 2.8.1, 2.9.1, 7.18.20, 7.18.21, APPENDIX 1.5 <br> Modification <br> Section 2.5.19 $\rightarrow$ 2.6, Section 2.5.20 $\rightarrow$ 2.7, Section 2.5.21 $\rightarrow$ 2.8, <br> Section 2.5.22 $\rightarrow 2.9$ |
| Apr., 2010 | SH (NA)-080809ENG-E | Revision because of function support by the Universal model QCPU having a serial number "12012" or later <br> Model Additions <br> Q50UDEHCPU, Q100UDEHCPU <br> Partial corrections <br> INTRODUCTION, MANUALS, Section 1.1, 1.2, 3.5.2, 7.6.10, 7.11.7, 7.14.3, 7.18.2, 7.18.3, 7.18.9, 9.1.1, 8.2.1, 9.1, 12.1.3, 12.1.4, APPENDIX 1.4.1, 1.4.2, 1.5.1, 1.5.2, 2, 3 |
|  |  |  |

*The manual number is given on the bottom left of the back cover.

| Print Date | *Manual Number | Revision |
| :---: | :---: | :---: |
| Aug., 2010 | SH (NA)-080809ENG-F | Revision because of function support by the Universal model QCPU having a serial number "12052" or later <br> Partial corrections <br> Section 6.2.11, 6.2.12, 6.3.15, 7.3.3, 7.3.5, 7.11.7, APPENDIX 1.2, 1.3, 1.4.1, 1.4.2, 1.5.1, 1.5.2 |
| Jan., 2011 | SH (NA)-080809ENG-G | Partial corrections <br> Section 2.1, 2.5.18, 3.6, 7.6.9, 7.6.10, 7.8.2, 7.10.2, 7.18.5, 8.1.1, 12.1.3, 12.1.4, 12.1.6, 12.1.11, Appendix 1.4.1, Appendix 1.4.2, Appendix 1.5.1, Appendix 1.5.2, Appendix 3, Appendix 4 |
| Apr., 2011 | SH (NA)-080809ENG-H | Full revision and revision because of function support by the LCPU having a serial number "13012" or later |
| Jul., 2011 | SH (NA)-080809ENG-I |  |
| Oct., 2011 | SH(NA)-080809ENG-J | Partial corrections <br> INTRODUCTION, MANUALS, Section 1.2, 2.1, 2.4.3, 2.6.2, 3.3, 3.6, 6.4.4, 6.6.1, 6.8.1, 6.8.2, 6.8.7, 7.6.10, 7.6.13, 7.8.1, 7.8.2, 7.9.1, 7.9.2, 7.10.1, 7.14.1, 7.14.2, 7.18.4 to 7.18.14, 7.18.16, 7.18.18 to 7.18.20, 8.1.1, 8.2.1, 8.2.2, 9.1, 9.1.1, 9.2.1, 10.1 to 10.3, 11.1, Appendix 1.4 .2 |
|  |  |  |

Japanese Manual Version SH-080804-M
This manual confers no industrial property rights or any rights of any other kind, nor does it confer any patent licenses. Mitsubishi Electric Corporation cannot be held responsible for any problems involving industrial property rights which may occur as a result of using the contents noted in this manual.

## INTRODUCTION

This document is the MELSEC-Q/L Programming Manual (Common Instructions). It describes the common instructions required for programming of the QCPU and LCPU.

- "Common instructions" are all instructions except for dedicated instructions for such intelligent function modules as QJ71C24N and QJ71E71-100; PID control instructions; SFC instructions; ST instructions; instructions for socket communication features; trigger logging instructions; and dedicated instructions for LCPU positioning/counter functionality.

Please read this manual and other relevant manuals carefully before using this product. Please familiarize yourself with the functions and performance of the $Q$ series and $L$ series sequencers in order to handle this product correctly.
When applying the program examples introduced in this manual to the actual system, ensure the applicability and confirm that it will not cause system control problems.

- Relevant CPU module

| CPU module | Model |
| :--- | :--- |
| Basic model QCPU | Q00JCPU, Q00CPU, Q01CPU |
| High Perfomance model QCPU | Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU |
| Process CPU | Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU |
| Redundant CPU | Q12PRHCPU, Q25PRHCPU |
|  | Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, <br> Universal model QCPU <br>  <br>  <br>  <br>  <br> Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, <br> Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, <br> LCPU |

SAFETY PRECAUTIONS ..... 1
CONDITIONS OF USE FOR THE PRODUCT ..... 2
REVISIONS ..... 3
INTRODUCTION ..... 5
CONTENTS ..... 6
MANUALS ..... 18
CHAPTER 1 GENERAL DESCRIPTION ..... 20
1.1 Related Programming Manuals ..... 20
1.2 Abbreviations and Generic Names ..... 23
CHAPTER 2 INSTRUCTION TABLES ..... 25
2.1 Types of Instructions ..... 25
2.2 How to Read Instruction Tables ..... 27
2.3 Sequence Instructions ..... 29
2.3.1 Contact instructions ..... 29
2.3.2 Association instructions ..... 30
2.3.3 Output instructions ..... 31
2.3.4 Shift instructions ..... 31
2.3.5 Master control instructions ..... 32
2.3.6 Termination instructions ..... 32
2.3.7 Other instructions ..... 32
2.4 Basic instructions ..... 33
2.4.1 Comparison operation instructions ..... 33
2.4.2 Arithmetic operation instructions ..... 39
2.4.3 Data conversion instructions ..... 44
2.4.4 Data transfer instructions ..... 47
2.4.5 Program branch instructions ..... 49
2.4.6 Program execution control instructions ..... 49
2.4.7 I/O refresh instructions ..... 49
2.4.8 Other convenient instructions ..... 50
2.5 Application Instructions ..... 51
2.5.1 Logical operation instructions ..... 51
2.5.2 Rotation instructions. ..... 53
2.5.3 Shift instructions ..... 54
2.5.4 Bit processing instructions ..... 56
2.5.5 Data processing instructions ..... 56
2.5.6 Structure creation instructions ..... 59
2.5.7 Data table operation instructions ..... 61
2.5.8 Buffer memory access instructions ..... 62
2.5.9 Display instructions ..... 62
2.5.10 Debugging and failure diagnosis instructions ..... 63
2.5.11 Character string processing instructions ..... 63
2.5.12 Special function instructions. ..... 67
2.5.13 Data control instructions ..... 70
2.5.14 Switching instructions ..... 72
2.5.15 Clock instructions ..... 72
2.5.16 Expansion clock instructions ..... 75
2.5.17 Program control instructions ..... 76
2.5.18 Other instructions ..... 76
2.6 Instructions for Data Link ..... 79
2.6.1 Instructions for Network refresh ..... 79
2.6.2 Instructions for Reading/Writing Routing Information ..... 79
2.7 Multiple CPU dedicated instruction ..... 80
2.7.1 Instructions for Writing to the CPU Shared Memory of Host CPU ..... 80
2.7.2 Instructions for Reading from the CPU Shared Memory of Another CPU ..... 80
2.8 Multiple CPU high-speed transmission dedicated instruction ..... 81
2.8.1 Instructions for Multiple CPU high-speed transmission ..... 81
2.9 Redundant system instructions (For Redundant CPU) ..... 81
2.9.1 Instructions for Redundant system (For Redundant CPU) ..... 81
CHAPTER 3 CONFIGURATION OF INSTRUCTIONS ..... 82
3.1 Configuration of Instructions ..... 82
3.2 Designating Data ..... 83
3.2.1 Using bit data ..... 83
3.2.2 Using word (16 bits) data ..... 84
3.2.3 Using double word data (32 bits) ..... 85
3.2.4 Using real number data ..... 88
3.2.5 Using character string data ..... 90
3.3 Indexing ..... 91
3.4 Indirect Specification ..... 100
3.5 Reducing Instruction Processing Time ..... 102
3.5.1 Subset Processing ..... 102
3.5.2 Operation processing with standard device registers $(Z)$ (Universal model QCPU and LCPU only) ..... 103
3.6 Cautions on Programming (Operation Errors) ..... 104
3.7 Conditions for Execution of Instructions ..... 109
3.8 Counting Step Number ..... 110
3.9 Operation when the OUT, SET/RST, or PLS/PLF Instructions Use the Same Device ..... 115
3.10 Precautions for Use of File Registers ..... 119
CHAPTER 4 HOW TO READ INSTRUCTIONS ..... 122
CHAPTER 5 SEQUENCE INSTRUCTIONS ..... 124
5.1 Contact Instructions ..... 124
5.1.1 LD, LDI Operation start ..... 124
AND, ANI Series connection ..... 124
OR, ORI Parallel connection ..... 124
5.1.2 LDP, LDF Pulse operation start ..... 126
ANDP, ANDF Pulse series connection ..... 126
ORP, ORF Pulse parallel connection ..... 126
5.1.3 LDPI, LDFI Pulse NOT operation start ..... 128
ANDPI, ANDFI Pulse NOT series connection ..... 128
ORPI, ORFI Pulse NOT parallel connection ..... 128
5.2 Association Instructions ..... 131
5.2.1 ANB Ladder block series connection ..... 131
ORB Ladder block parallel connection ..... 131
5.2.2 MPS Operation results push ..... 132
MRD Operation results read ..... 132
MPP Operation results pop ..... 132
5.2.3 INV Operation results inversion ..... 135
5.2.4 MEP, MEF Operation results conversion ..... 136
5.2.5 EGP, EGF Pulse conversion of edge relay operation results ..... 137
5.3 Output Instructions ..... 139
5.3.1 OUT Out (excluding timers, counters, and annunciators) ..... 139
5.3.2 OUT T Low-speed timer ..... 141
OUTH T High-speed timer ..... 141
OUT ST Low-speed retentive timer ..... 141
OUTH ST High-speed retentive timer ..... 141
5.3.3 OUT C Counter ..... 144
5.3.4 OUT F Annunciator output ..... 146
5.3.5 SET Setting devices (excluding annunciators) ..... 147
5.3.6 RST Resetting devices (excluding annunciators) ..... 148
5.3.7 SET F Setting annunciators ..... 150
RST F Resetting annunciators ..... 150
5.3.8 PLS Leading edge output ..... 152
PLF Trailing edge output ..... 152
5.3.9 FF Bit device output inversion ..... 154
5.3.10 DELTA, DELTAP Pulse conversion of direct output ..... 155
5.4 Shift Instructions ..... 157
5.4.1 SFT, SFTP Bit device shift ..... 157
5.5 Master Control Instructions ..... 159
5.5.1 MC Setting the master control ..... 159
MCR Resetting the master control ..... 159
5.6 Termination Instructions . ..... 163
5.6.1 FEND Main routine program end ..... 163
5.6.2 END Sequence program end ..... 165
5.7 Other instructions ..... 167
5.7.1 STOP Sequence program stop ..... 167
5.7.2 NOP, NOPLF, PAGE n No operations ..... 168
CHAPTER 6 BASIC INSTRUCTIONS ..... 172
6.1 Comparison Operation Instructions ..... 172
6.1.1 =, <>, >, <=, <, >= BIN 16-bit data comparisons ..... 172
6.1.2 $D=, D<>, D>, D<=, D<, \quad B I N$ 32-bit data comparisons ..... 173
$D>=$
6.1.3 $\mathrm{E}=, \mathrm{E}<>, \mathrm{E}>, \mathrm{E}<=, \mathrm{E}<, \quad$ Floating-point data comparisons (Single precision) ..... 175
E>=
6.1.4 ED=, ED<>, ED>, $E D<=$, Floating-point data comparisons (Double precision) ..... 177
ED<, ED>=
6.1.5 $\$=, \$<>, \$>, \$<=, \$<, \quad$ Character string data comparisons ..... 179
\$>=
6.1.6 $\quad$ BKCMP $\square$, BKCMP $\square \mathrm{P}$ BIN 16-bit block data comparisons ..... 182
6.1.7 DBKCMP $\square$, BIN 32-bit block data comparisons .....  184
DBKCMP $\square \mathrm{P}$
6.2 Arithmetic Operation Instructions. ..... 188
6.2.1 +, +P, -, -P BIN 16-bit addition and subtraction operations ..... 188
6.2.2 D+, D+P, D-, D-P BIN 32-bit addition and subtraction operations .....  191
6.2.3 *, *P, I, IP BIN 16-bit multiplication and division operations ..... 194
6.2.4 $D^{*}, D^{*} P, D /, D / P$ BIN 32-bit multiplication and division operations ..... 196
6.2.5 $B+, B+P, B-, B-P$ BCD 4-digit addition and subtraction operations ..... 198
6.2.6 DB+, DB+P, DB-, DB-P BCD 8-digit addition and subtraction operations ..... 201
6.2.7 $B^{*}, B^{*} P, B /, B / P$ BCD 4-digit multiplication and division operations ..... 204
6.2.8 $\mathrm{DB}^{*}, \mathrm{DB}^{*} \mathrm{P}, \mathrm{DB} /, \mathrm{DB} / \mathrm{P} \quad \mathrm{BCD}$ 8-digit multiplication and division operations ..... 206
6.2.9 E+, E+P, E-, E-P Addition and subtraction of floating-point data (Single precision) ..... 208
6.2.10 ED+, ED+P, ED-, ED-P Addition and subtraction of floating-point data (Double precision) ..... 212
6.2.11 E*, E*P, E/, E/P Multiplication and division of floating-point data (Single precision) ..... 216
6.2.12 ED*, ED*P, ED/, ED/P Multiplication and division of floating-point data (Double precision) ..... 218
6.2.13 BK+, BK+P, BK-, BK-P BIN 16-bit data block addition and subtraction operations ..... 220
6.2.14 DBK+, DBK+P, DBK-, BIN 32-bit data block addition and subtraction operations ..... 222
DBK-P
6.2.15 \$+, \$+P Linking character strings ..... 225
6.2.16 INC, INCP 16-bit BIN data increment ..... 228DEC, DECP
16-bit BIN data decrement ..... 228
6.2.17 DINC, DINCP 32-bit BIN data increment ..... 229DDEC, DDECP
32-bit BIN data decrement ..... 229
6.3 Data conversion instructions ..... 231
6.3.1 BCD, BCDP Conversion from BIN data to BCD 4-digit data ..... 231
DBCD, DBCDP Conversion from BIN data to BCD 8-digit data ..... 231
6.3.2 BIN, BINP Conversion from BCD 4-digit data to BIN data ..... 233
DBIN, DBINP Conversion from BCD 8-digit data to BIN data ..... 233
6.3.3 FLT, FLTPDFLT, DFLTP Conversion from BIN 32-bit data to floating-point data(Single precision)235
6.3.4 FLTD, FLTDP Conversion from BIN 16-bit data to floating-point data (Double precision) ..... 237
DFLTD, DFLTDP Conversion from BIN 32-bit data to floating-point data (Double precision) ..... 237
INT, INTPDINT, DINTP6.3.6 INTD, INTDPDINTD, DINTDP Conversion from floating-point data to BIN 32-bit data(Double precision)240
6.3.7 DBL, DBLP Conversion from BIN 16-bit to BIN 32-bit data ..... 242
6.3.8 WORD, WORDP Conversion from BIN 32-bit to BIN 16-bit data ..... 243
6.3.9 GRY, GRYP Conversion from BIN 16-bit data to Gray code ..... 244
Conversion from BIN 32-bit data to Gray code ..... 244
Conversion from Gray code to BIN 16-bit data ..... 245
Conversion from Gray code to BIN 32-bit data ..... 245
6.3.11 NEG, NEGP Complement of 2 of BIN 16-bit data (sign inversion) ..... 246
Complement of 2 of BIN 32-bit data (sign inversion) ..... 246
6.3.12 ENEG, ENEGP Floating-point sign inversion (Single precision) ..... 248
6.3.13 EDNEG, EDNEGP Floating-point sign inversion (Double precision) ..... 249
6.3.14 BKBCD, BKBCDP Conversion from block BIN 16-bit data to BCD 4-digit data ..... 250
6.3.15 BKBIN, BKBINP Conversion from block BCD 4-digit data to block BIN 16-bit data ..... 251
6.3.16 ECON, ECONP Conversion from Single precision to Double precision ..... 253
6.3.17 EDCON, EDCONP Conversion from Double precision to Single precision ..... 254
6.4 Data Transfer Instructions ..... 256
6.4.1 MOV, MOVP 16-bit data transfer ..... 256
DMOV, DMOVP 32-bit data transfer ..... 256
6.4.2 EMOV, EMOVP Floating-point data transfer (Single precision) ..... 257
6.4.3 EDMOV, EDMOVP Floating-point data transfer (Double precision) ..... 258
6.4.4 \$MOV, \$MOVP Character string transfer ..... 259
6.4.5 CML, CMLP 16-bit data negation transfer ..... 261
DCML, DCMLP 32-bit data negation transfer ..... 261
6.4.6 BMOV, BMOVP Block 16-bit data transfer ..... 263
6.4.7 FMOV, FMOVP Identical 16-bit data block transfer ..... 266
6.4.8 DFMOV, DFMOVP Identical 32-bit data block transfer ..... 268
6.4.9 XCH, XCHP 16-bit data exchanges ..... 270
DXCH, DXCHP 32-bit data exchanges ..... 270
6.4.10 BXCH, BXCHP Block 16-bit data exchanges ..... 271
6.4.11 SWAP, SWAPP Upper and lower byte exchanges ..... 273
6.5 Program Branch Instructions ..... 274
6.5.1 CJ, SCJ, JMP Pointer branch ..... 274
6.5.2 GOEND Jump to END ..... 277
6.6 Program Execution Control Instructions ..... 278
6.6.1 DI Interrupt disable ..... 278
El Interrupt enable ..... 278
IMASK Interrupt program mask ..... 278
6.6.2 IRET Recovery from interrupt programs ..... 284
6.7 I/O Refresh Instructions ..... 285
6.7.1 RFS, RFSP I/O refresh ..... 285
6.8 Other Convenient Instructions ..... 287
6.8.1 UDCNT1 Counter 1-phase input up or down ..... 287
6.8.2 UDCNT2 Counter 2-phase input up or down ..... 289
6.8.3 TTMR Teaching timer ..... 291
6.8.4 STMR Special function timer ..... 292
6.8.5 ROTC Rotary table shortest direction control ..... 294
6.8.6 RAMP Ramp signal ..... 296
6.8.7 SPD Pulse density measurement ..... 298
6.8.8 PLSY Fixed cycle pulse output ..... 300
6.8.9 PWM Pulse width modulation ..... 301
6.8.10 MTR Matrix input ..... 302
CHAPTER 7 APPLICATION INSTRUCTIONS ..... 305
7.1 Logical operation instructions ..... 305
7.1.1 WAND, WANDP Logical products with 16-bit data ..... 306
DAND, DANDP Logical products with 32-bit data ..... 306
7.1.2 BKAND, BKANDP Block logical products ..... 310
7.1.3 WOR, WORP Logical sums of 16-bit data ..... 312
DOR, DORP Logical sums of 32-bit data ..... 312
7.1.4 BKOR, BKORP Block logical sum operations ..... 316
7.1.5 WXOR, WXORP 16-bit exclusive OR operations ..... 318
DXOR, DXORP 32-bit exclusive OR operations ..... 318
7.1.6 BKXOR, BKXORP Block exclusive OR operations ..... 322
7.1.7 WXNR, WXNRP 16-bit data exclusive NOR operations ..... 324
DXNR, DXNRP 32-bit data exclusive NOR operations ..... 324
7.1.8 BKXNR, BKXNRP Block exclusive NOR operations ..... 328
7.2 Rotation instruction ..... 330
7.2.1 ROR, RORP, RCR, RCRPRight rotation of 16-bit data ..... 330
7.2.2 ROL, ROLP, RCL, RCLP Left rotation of 16-bit data ..... 333
7.2.3 DROR, DRORP, DRCR, Right rotation of 32-bit data ..... 335DRCRP
7.2.4 DROL, DROLP, DRCL, Left rotation of 32-bit data ..... 337
DRCLP
7.3 Shift instruction ..... 339
7.3.1 SFR, SFRP n-bit shift to right of 16-bit data ..... 339
SFL, SFLP n-bit shift to left of 16-bit data ..... 339
7.3.2 BSFR, BSFRP 1-bit shift to right of $n$-bit data ..... 341
BSFL, BSFLP 1-bit shift to left of n-bit data ..... 341
7.3.3 SFTBR, SFTBRP n -bit shift to right of n -bit data ..... 343
SFTBL, SFTBLP $n$-bit shift to left of $n$-bit data ..... 343
7.3.4 DSFR, DSFRP 1-word shift to right of n-word data ..... 345
DSFL, DSFLP 1-word shift to left of n-word data ..... 345
7.3.5 SFTWR, SFTWRP n -word shift to right of n -word data ..... 346
SFTWL, SFTWLP n-word shift to left of n-word data ..... 346
7.4 Bit processing instructions ..... 349
7.4.1 BSET, BSETP Bit set for word devices ..... 349
BRST, BRSTP Bit reset for word devices ..... 349
7.4.2 TEST, TESTP, DTEST, Bit tests ..... 350
DTESTP
7.4.3 BKRST, BKRSTP Batch reset of bit devices ..... 352
7.5 Data processing instructions ..... 354
7.5.1 SER, SERP 16-bit data search ..... 354
DSER, DSERP 32-bit data search ..... 354
7.5.2 SUM, SUMP 16-bit data check ..... 356
DSUM, DSUMP 32-bit data check ..... 356
7.5.3 DECO, DECOP Decoding from 8 to 256 bits ..... 358
7.5.4 ENCO, ENCOP Encoding from 256 to 8 bits ..... 359
7.5.5 SEG, SEGP 7-segment decode ..... 360
7.5.6 DIS, DISP 4-bit dissociation of 16-bit data ..... 362
7.5.7 UNI, UNIP 4-bit linking of 16-bit data ..... 363
7.5.8 NDIS, NDISP Dissociation of random data ..... 365
NUNI, NUNIP Linking of random data ..... 365
7.5.9 WTOB, WTOBP Data dissociation in byte units ..... 368
BTOW, BTOWP Data linking in byte units ..... 368
7.5.10 MAX, MAXP Maximum value search for 16 -bit data ..... 371
DMAX, DMAXP Maximum value search for 32-bit data ..... 371
7.5.11 MIN, MINP Minimum value search for 16 -bit data ..... 373DMIN, DMINP
Minimum value search for 32 -bit data ..... 373
7.5.12 SORT BIN 16 bit-data sort operations ..... 375
DSORT BIN 32 bit-data sort operations ..... 375
7.5.13 WSUM, WSUMP Calculation of totals for 16-bit data ..... 378
7.5.14 DWSUM, DWSUMP Calculation of totals for 32-bit data ..... 379
7.5.15 MEAN, MEANP Calculation of averages for 16-bit data ..... 381
DMEAN, DMEANP Calculation of averages for 32-bit data ..... 381
7.6 Structure creation instructions ..... 383
7.6.1 FOR, NEXT FOR to NEXT instruction loop ..... 383
7.6.2 BREAK, BREAKP Forced end of FOR to NEXT instruction loop ..... 385
7.6.3 CALL, CALLP Subroutine program calls ..... 386
7.6.4 RET Return from subroutine programs ..... 390
7.6.5 FCALL, FCALLP Subroutine program output OFF calls ..... 391
7.6.6 ECALL, ECALLP Subroutine calls between program files ..... 395
7.6.7 EFCALL, EFCALLP Subroutine output OFF calls between program files ..... 399
7.6.8 XCALL Subroutine program calls ..... 404
7.6.9 COM Refresh ..... 407
7.6.10 COM Select refresh ..... 409
7.6.11 CCOM, CCOMP Select refresh ..... 412
7.6.12 IX, IXEND Index modification of entire ladder ..... 413
7.6.13 IXDEV, IXSET Designation of modification values in index modification of entire ladders ..... 416
7.7 Data Table Operation Instructions ..... 418
7.7.1 FIFW, FIFWP Writing data to the data table ..... 418
7.7.2 FIFR, FIFRP Reading oldest data from tables ..... 419
7.7.3 FPOP, FPOPP Reading newest data from data tables ..... 421
7.7.4 FDEL, FDELP Deletion of data from data tables ..... 423
FINS, FINSP Insertion of data in data tables ..... 423
7.8 Buffer memory access instruction ..... 426
7.8.1 FROM, FROMP Reading 1-word data from the intelligent function module ..... 426
DFRO, DFROP Reading 2-word data from the intelligent function module ..... 426
7.8.2 TO, TOP Writing 1-word data to the intelligent function module ..... 428
DTO, DTOP Writing 2-word data to the intelligent function module ..... 428
7.9 Display instructions ..... 432
7.9.1 PR Print ASCII code ..... 432
7.9.2 PRC Print comment ..... 434
7.9.3 LEDR Error display and annunciator reset ..... 437
7.10 Debugging and failure diagnosis instructions ..... 440
7.10.1 CHKST, CHK Special format failure check ..... 440
7.10.2 CHKCIR, CHKEND Changing check format of CHK ..... 444
7.11 Character string processing instructions ..... 447
7.11.1 BINDA, BINDAP Conversion from BIN 16-bit data to decimal ASCII ..... 447
DBINDA, DBINDAP Conversion from BIN 32-bit data to decimal ASCII ..... 447
7.11.2 BINHA, BINHAP Conversion from BIN 16-bit data to hexadecimal ASCII ..... 449
DBINHA, DBINHAP Conversion from BIN 32-bit data to hexadecimal ASCII ..... 449
7.11.3 BCDDA, BCDDAP Conversion from BCD 4-digit data to decimal ASCII data ..... 452
DBCDDA, DBCDDAP Conversion from BCD 8-digit data to decimal ASCII data ..... 452
7.11.4 DABIN, DABINP Conversion from decimal ASCII to BIN 16-bit data ..... 455DDABIN, DDABINP
Conversion from decimal ASCII to BIN 32-bit data ..... 455
7.11.5 HABIN, HABINP Conversion from hexadecimal ASCII to BIN 16-bit data ..... 457
DHABIN, DHABINP Conversion from hexadecimal ASCII to BIN 32-bit data ..... 457
7.11.6 DABCD, DABCDP Conversion from decimal ASCII to BCD 4-digit data ..... 459
DDABCD, DDABCDP Conversion from decimal ASCII to BCD 8-digit data ..... 459
7.11.7 COMRD, COMRDP Reading device comment data ..... 461
7.11.8 LEN, LENP Character string length detection ..... 463
7.11.9 STR, STRP Conversion from BIN 16-bit data to character string ..... 465DSTR, DSTRP
Conversion from BIN 32-bit data to character string ..... 465
7.11.10 VAL, VALPDVAL, DVALP
7.11.11 ESTR, ESTRPConversion from character string to BIN 16-bit data469
Conversion from character string to BIN 32-bit data ..... 469
Conversion from floating-point data to character string data ..... 472
7.11.12 EVAL, EVALP Conversion from character string to floating-point data ..... 477
7.11.13 ASC, ASCP Conversion from hexadecimal BIN to ASCII ..... 481
7.11.14 HEX, HEXP Conversion from ASCII to hexadecimal BIN ..... 4837.11.15 RIGHT, RIGHTP
Extracting character string data from the right ..... 485
Extracting character string data from the left ..... 485
Random selection from character strings ..... 487
7.11.16 MIDR, MIDRP MIDW, MIDWP Random replacement in character strings ..... 487
7.11.17 INSTR, INSTRP Character string search ..... 491
7.11.18 STRINS, STRINSP Insertion of character string ..... 492
7.11.19 STRDEL, STRDELP Deletion of character string ..... 494
7.11.20 EMOD, EMODP Floating-point data to BCD ..... 496
7.11.21 EREXP, EREXPP From BCD format data to floating-point data ..... 498
7.12 Special function instructions ..... 500
7.12.1 SIN, SINP SIN operation on floating-point data (Single precision) ..... 500
7.12.2 SIND, SINDP SIN operation on floating-point data (Double precision) ..... 5017.12.3 COS, COSP7.12.4 COSD COSDP
COS operation on floating-point data (Single precision) ..... 503
COS operation on floating-point data (Double precision) ..... 504
TAN operation on floating-point data (Single precision) ..... 506
TAN operation on floating-point data (Double precision) ..... 508
Arc sine operation on floating-point data (Single precision) ..... 509
Arc sine operation on floating-point data (Double precision) ..... 511
7.12.8 ASIND, ASINDP
Arc cosine operation on floating-point data (Single precision)513
7.12.10 ACOSD, ACOSDP Arc cosine operation on floating-point data (Double precision) ..... 514
7.12.11 ATAN, ATANP Arc tangent operation on floating-point data (Single precision)7.12.12 ATAND, ATANDP7.12.13 RAD, RADP7.12.14 RADD, RADDP7.12.15 DEG, DEGP
7.12.16 DEGD, DEGDP
7.12.17 POW, POWP
7.12.18 POWD, POWDP7.12.19 SQR, SQRP7.12.20 SQRD, SQRDP7.12.21 EXP, EXPP7.12.22 EXPD, EXPDP7.12.23 LOG, LOGP
7.12.24 LOGD, LOGDP
7.12.25 LOG10, LOG10P
7.12.26 LOG10D, LOG10DP
Common logarithm operation on floating-point data(Double precision)538
7.12.27 RND, RNDP .....
539 .....
539
Series updates ..... 539SRND, SRNDP
7.12.28 BSQR, BSQRP BCD 4-digit square roots ..... 540
BDSQR, BDSQRP BCD 8-digit square roots ..... 540
7.12.29 BSIN, BSINP BCD type SIN operation ..... 542
7.12.30 BCOS, BCOSP BCD type COS operations ..... 544
7.12.31 BTAN, BTANP BCD type TAN operation ..... 546
7.12.32 BASIN, BASINP BCD type arc sine operations ..... 547
7.12.33 BACOS, BACOSP BCD type arc cosine operation ..... 549
7.12.34 BATAN, BATANP BCD type arc tangent operations ..... 551
7.13 Data Control Instructions ..... 553
7.13.1 LIMIT, LIMITP Upper and lower limit controls for BIN 16-bit data ..... 553
DLIMIT, DLIMITP Upper and lower limit controls for BIN 32-bit data ..... 553
7.13.2 BAND, BANDP BIN 16-bit dead band controls ..... 555DBAND, DBANDP
BIN 32-bit dead band controls ..... 555
7.13.3 ZONE, ZONEP Zone control for BIN 16-bit data ..... 558
DZONE, DZONEP Zone control for BIN 32-bit data ..... 558
7.13.4 SCL, SCLP, DSCL, Scaling (Coordinate data by point) ..... 560DSCLP
7.13.5 SCL2, SCL2P, DSCL2, Scaling (Coordinate data by $X$ and $Y$ ) ..... 563
DSCL2P
7.14 File register switching instructions ..... 566
7.14.1 RSET, RSETP Switching file register block numbers ..... 566
7.14.2 QDRSET, QDRSETP File setting for file register ..... 567
7.14.3 QCDSET, QCDSETP File setting for comments ..... 569
7.15 Clock instructions ..... 572
7.15.1 DATERD, DATERDP Reading clock data ..... 572
7.15.2 DATEWR, DATEWRP Writing clock data ..... 573
7.15.3 DATE+, DATE+P Clock data addition operation ..... 575
7.15.4 DATE-, DATE-P Clock data subtraction operation ..... 577
7.15.5 SECOND, SECONDP Time data conversion (from Hour/Minute/Second to Second)579
7.15.6 HOUR, HOURP Time data conversion (from Second to Hour/Minute/Second)580
7.15.7 $\mathrm{DT}=$, $\mathrm{DT}<>, \mathrm{DT}>, \mathrm{DT}<=$, Date comparison ..... 581
DT<, DT>=
7.15.8 $\mathrm{TM}=$, $\mathrm{TM}<>$, $\mathrm{TM}>$, $\mathrm{TM}<=$, Time comparison ..... 585
TM<, TM>=
7.16 Expansion Clock Instructions ..... 589
7.16.1 S.DATERD, SP.DATERD Reading expansion clock data ..... 589
7.16.2 S.DATE+, SP.DATE $+\quad$ Expansion clock data addition operation ..... 591
7.16.3 S.DATE-, SP.DATE- Expansion clock data subtraction operation ..... 594
7.17 Program control instructions ..... 597
7.17.1 PSTOP, PSTOPP Program standby ..... 598
7.17.2 POFF, POFFP Program output OFF standby ..... 599
7.17.3 PSCAN, PSCANP Program scan execution registration ..... 600
7.17.4 PLOW, PLOWP Program low speed execution registration ..... 601
7.17.5 PCHK Program execution status check ..... 603
7.18 Other instructions ..... 605
7.18.1 WDT, WDTP Watchdog timer reset ..... 605
7.18.2 DUTY Timing pulse generation ..... 606
7.18.3 TIMCHK Time check ..... 607
7.18.4 ZRRDB, ZRRDBP Direct 1-byte read from file register ..... 608
7.18.5 ZRWRB, ZRWRBP File register direct 1-byte write ..... 609
7.18.6 ADRSET, ADRSETP Indirect address read operations ..... 611
7.18.7 KEY Numerical key input using keyboard ..... 612
7.18.8 ZPUSH, ZPUSHP Batch save of index register ..... 616
ZPOP, ZPOPP Batch recovery of index register ..... 616
7.18.9 UNIRD, UNIRDP Reading module information ..... 618
7.18.10 TYPERD,TYPERDP Reading module model name ..... 622
7.18.11 TRACE Trace set ..... 626TRACER
Trace reset ..... 626
7.18.12 SP.FWRITE Writing data to designated file ..... 628
7.18.13 SP.FREAD Reading data from designated file ..... 638
7.18.14 SP.DEVST Writing data to standard ROM ..... 649
7.18.15 S.DEVLD, SP.DEVLD Reading data from standard ROM ..... 651
7.18.16 PLOADP Loading program from memory card ..... 652
7.18.17 PUNLOADP Unloading program from program memory ..... 654
7.18.18 PSWAPP Loading and unloading ..... 656
7.18.19 RBMOV, RBMOVP High-speed block transfer of file register ..... 658
7.18.20 UMSG User Message ..... 662
CHAPTER 8 INSTRUCTIONS FOR DATA LINK ..... 665
8.1 Network refresh instructions ..... 665
8.1.1 S.ZCOM, SP.ZCOM Refresh for the designated module ..... 665
8.2 Reading/Writing Routing Information ..... 669
8.2.1 S.RTREAD, SP.RTREAD Reading routing information ..... 669
8.2.2 S.RTWRITE, Registering routing information ..... 670
SP.RTWRITE
CHAPTER 9 MULTIPLE CPU DEDICATED INSTRUCTION ..... 672
9.1 Writing to the CPU Shared Memory of Host CPU ..... 672
9.1.1 S.TO, SP.TO Writing to host CPU shared memory ..... 673
9.1.2 TO, TOP, DTO, DTOP Writing to host CPU shared memory ..... 676
9.2 Reading from the CPU Shared Memory of another CPU ..... 680
9.2.1 FROM, FROMP, DFRO, Reading from other CPU shared memory ..... 681DFROP
CHAPTER 10 MULTIPLE CPU HIGH-SPEED TRANSMISSION DEDICATED INSTRUCTIONS ..... 686
10.1 Overview ..... 686
10.2 D.DDWR, DP.DDWR Writing Devices to Another CPU ..... 696
10.3 D.DDRD, DP.DDRD Reading Devices from Another CPU ..... 699
CHAPTER 11 REDUNDANT SYSTEM INSTRUCTIONS (For REDUNDANT CPU) 703
11.1 SP.CONTSW System Switching ..... 703
APPENDICES ..... 706
Appendix 1 OPERATION PROCESSING TIME ..... 706
Appendix 1.1 Definition. ..... 706
Appendix 1.2 Operation Processing Time of Basic Model QCPU ..... 707
Appendix 1.3 Operation Processing Time of High Performance Model QCPU/Process CPU/ Redundant CPU ..... 722
Appendix 1.4 Operation Processing Time of Universal Model QCPU ..... 746
Appendix 1.4.1 Subset instruction processing time ..... 746
Appendix 1.4.2 Processing time of instructions other than subset instruction ..... 759
Appendix 1.5 Operation Processing Time of LCPU. ..... 802
Appendix 1.5.1 Subset instruction processing time ..... 802
Appendix 1.5.2 Processing time of instructions other than subset instruction ..... 808
Appendix 2 CPU PERFORMANCE COMPARISON ..... 826
Appendix 2.1 Comparison of Q, LCPU with AnNCPU, AnACPU, and AnUCPU ..... 826
Appendix 2.1.1 Usable devices ..... 826
Appendix 2.1.2 I/O control mode. ..... 827
Appendix 2.1.3 Data that can be used by instructions ..... 828
Appendix 2.1.4 Timer comparison. ..... 829
Appendix 2.1.5 Comparison of counters . ..... 830
Appendix 2.1.6 Comparison of display instructions ..... 830
Appendix 2.1.7 Instructions whose designation format has been changed (Except dedicated instructions for AnACPU and AnUCPU) ..... 831
Appendix 2.1.8 AnACPU and AnUCPU dedicated instructions. ..... 832
Appendix 3 APPLICATION PROGRAM EXAMPLES ..... 833
Appendix 3.1 Concept of Programs which Perform Operations of a nth power of $X$, a nth root $X$833
INDEX ..... 834
INSTRUCTION INDEX ..... 839
WARRANTY ..... 843

## MANUALS

To understand the main specifications, functions, and usage of the CPU module, refer to the basic manuals.
Read other manuals as well when using a different type of CPU module and its functions.
Order each manual as needed, referring to the following list.

The numbers in the "CPU module" and the respective modules are as follows.

| Nunber | CPU module |
| :---: | :--- |
| 1$)$ | Basic model QCPU |
| 2$)$ | High Perfomance model QCPU |
| 3$)$ | Process CPU |
| 4$)$ | Redundant CPU |
| 5$)$ | Universal model QCPU |
| 6$)$ | LCPU |

:Basic manual, ©:Other CPU module manuals

| Manual name< Manual number (model code) > | Description | CPU module |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1) | 2) | 3) | 4) | 5) | 6) |
| ■ User's manual |  |  |  |  |  |  |  |
| QCPU User's Manual <br> (Hardware design, Maintenance and Inspection) < SH-080483ENG (13JR73) > | Specifications of the hardware (CPU modules, power supply modules, base units, extension cables, and memory cards), system maintenance and inspection, troubleshooting, and error codes | , | - | $\bigcirc$ | $\bigcirc$ | - |  |
| QnUCPU User's Manual (Function Explanation, Program Fundamentals) < SH-080807ENG (13JZ27) > | Functions, methods, and devices for programming |  |  |  |  | - |  |
| Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals) < SH-080808ENG (13JZ28) > | Functions, methods, and devices for programming | - | - | $0$ | - |  |  |
| QnUCPU User's Manual (Communication via Built-in Ethernet Port) < SH-080811ENG (13JZ29) > | Functions for the communication via built-in Ethernet port of the CPU module |  |  |  |  | $\bigcirc$ |  |
| MELSEC-L CPU Module User's Manual (Hardware design, Maintenance and Inspection) < SH-080890ENG (13JRZ36) > | Specifications of the hardware (CPU modules, power supply modules, a branch module, an extension module, and memory cards), system maintenance and inspection, troubleshooting, and error codes |  |  |  |  |  | - |
| MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals) < SH-080889ENG (13JZ35) > | Functions, methods, and devices for programming |  |  |  |  |  | - |
| MELSEC-L CPU Module User's Manual <br> (Built-In I/O Function) < SH-080892ENG (13JZ38) > | Built-in I/O Functionality of the CPU |  |  |  |  |  | $\bigcirc$ |
| MELSEC-L CPU Module User's Manual (Communication via Built-in Ethernet Port) < SH-080891ENG (13JZ37) > | Functions for the communication via built-in Ethernet port of the CPU module |  |  |  |  |  | $\bigcirc$ |
| MELSEC-L CPU Module User's Manual (Data Logging Function) < SH-080893ENG (13JZ39) > | Data Logging Functionality of the CPU Module |  |  |  |  |  | $\bigcirc$ |

O:Basic manual, ©:Other CPU module manuals

| Manual name< Manual number (model code) > | Description | CPU module |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1) | 2) | 3) | 4) | 5) | 6) |
| - Programming Manual |  |  |  |  |  |  |  |
| MELSEC-Q /L Programming Manual (Common Instructions) < SH-080809ENG (13JW10) > | How to use sequence instructions, basic instructions, and application instructions | - | - | - | - | - | - |
| MELSEC-Q /L/QnA Programming Manual (SFC) < SH-080041 (13JF60) > | System configuration, performance specifications, functions, programming, debugging, and error codes for SFC (MELSAP3) programs | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\begin{array}{r} \hline \text { MELSEC-Q /L Programming Manual (MELSAP-L) } \\ <\text { SH-080072 (13JC03) > } \end{array}$ | Programming methods, specifications, and functions for SFC (MELSAP-L) programs | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| $\begin{aligned} & \text { MELSEC-Q /L Programming Manual } \\ & \begin{array}{l} \text { (Structured Text) } \quad<\text { SH-080366E }(\text { 13JF68 })> \end{array} \end{aligned}$ | Programming methods using structured languages | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| MELSEC-Q /L/QnA Programming Manual <br> (PID Control Instructions) < SH-080040 (13JF59) > | Dedicated instructions for PID control | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| QnPH/QnPRHCPU Programming Manual (Process Control Instructions) < SH-080316E (13JF59) > | Describes the dedicated instructions for performing process control. |  |  | $\bigcirc$ | $\bigcirc$ |  |  |

## Related Manuals

| $\begin{array}{c}\text { Manual name } \\ \text { < Manual number (model code) > }\end{array}$ | Description |
| :--- | :--- |
| CC-Link IE Controller Network Reference Manual |  |
| <SH-080668ENG (13JV16) |  |\(\left.\quad \begin{array}{l}Specifications, procedures and settings before system operation, parameter <br>

settings, programming, and troubleshooting of the CC-Link IE controller network <br>
module\end{array}\right]\)

This manual describes the common instructions required for programming of the QCPU and LCPU.
"Common instructions" are all instructions except for dedicated instructions for such intelligent function modules as QJ71C24N and QJ71E71-100; PID control instructions; SFC instructions; ST instructions; instructions for socket communication features; trigger logging instructions for the LCPU; and dedicated instructions for LCPU positioning/counter functionality.

### 1.1 Related Programming Manuals

Before reading this manual, check the functions, programming methods, devices and others that are necessary to create programs with the CPU in the manuals below:

- QnUCPU User's Manual (Function Explanation, Program Fundamentals)
- Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
- MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals)
(1) Basic model QCPU

(2)

High Performance model QCPU

(3) Process CPU

(4) Redundant CPU
 to perform PID control.
(5) Universal model QCPU


This manual uses the generic names and abbreviations shown below to refer to Q/L series CPU modules, unless otherwise specified.

* $\square$ indicates a part of the model or version.

| Generic term/Abbreviation | Description of Generic Name/Abbreviation |
| :---: | :---: |
| - Series |  |
| Q series | Abbreviation for Mitsubishi MELSEC-Q series programmable controller |
| L series | Abbreviation for Mitsubishi MELSEC-L series programmable controller |
| - CPU module type |  |
| CPU module | Generic term for Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU and LCPU |
| Basic model QCPU | Generic term for Q00JCPU, Q00CPU and Q01CPU |
| High Performance model QCPU | Generic term for Q02CPU, Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU |
| Process CPU | Generic term for Q02PHCPU, Q06PHCPU, Q12PHCPU and Q25PHCPU |
| Redundant CPU | Generic term for Q12PRHCPU and Q25PRHCPU |
| Universal model QCPU | Generic term for Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU and Q100UDEHCPU |
| ■ CPU module model |  |
| QnCPU | Generic term for Q00JCPU, Q00CPU, Q01CPU and Q02CPU |
| QnHCPU | Generic term for Q02HCPU, Q06HCPU, Q12HCPU and Q25HCPU |
| QnPHCPU | Generic term for Q02PHCPU, Q06PHCPU, Q12PHCPU and Q25PHCPU |
| QnPRHCPU | Generic term for Q12PRHCPU and Q25PRHCPU |
| QnUCPU | Generic temr for Q00UJCPU, Q00UCPU, Q01UCPU, Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU, Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU and Q100UDEHCPU |
| QnU(D)(H)CPU | Generic temr for Q02UCPU, Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU and Q26UDHCPU |
| QnUD(H)CPU | Generic name for Q03UDCPU, Q04UDHCPU, Q06UDHCPU, Q10UDHCPU, Q13UDHCPU, Q20UDHCPU and Q26UDHCPU |
| QnUDE(H)CPU | Generic name for Q03UDECPU, Q04UDEHCPU, Q06UDEHCPU, Q10UDEHCPU, Q13UDEHCPU, Q20UDEHCPU, Q26UDEHCPU, Q50UDEHCPU and Q100UDEHCPU |
| LCPU | Generic name for L02CPU, L26CPU-BT, L02CPU-P and L26CPU-PBT |
| - Others |  |
| Programing Tool | This is a generic name for GX Developer and GX Works2. |
| GX Developer | Product name of Q/L series Corresponding SW $\square$ D5C-GPPW-type GPP function software package $\square$ : Version of the software <br> Check the GX Developer versions that can be used for each CPU module in "System Configuration," User's Manual (Hardware Design, Maintenance and Inspection). |
| GX Works2 | Product name of Q/L series Corresponding SW $\square$ D5C-GXW2-type GPP function software package $\square$ : Version of the software <br> Check the GX Works2 versions that can be used for each CPU module in "System Configuration," <br> User's Manual (Hardware Design, Maintenance and Inspection). |
| CC-Link IE | Generic term for the CC-Link IE controller network and the CC-Link IE field network. |
| MELSECNET/H | Abbreviation for MELSECNET/H network system |
| MELSECNET/10 | Abbreviation for MELSECNET/10 network system |
| MELSECNET(II/,B) | Abbreviation for MELSECNET and MELSECNET/B data link system |
| Ethernet | Abbreviation for Ethernet network system |
| CC-Link | Abbreviation for Control \& Communication Link |
| Intelligent function module device | Generic name for intelligent function module devices and special function module devices |
| Q3 $\square$ B | Generic term for Q33B, Q35B, Q38B and Q312B main base units on which CPU module (except Q00JCPU), Q series power supply module, Q series I/O module, and intelligent function module can be mounted. |

## (Continued)

| Generic Name/Abbreviation | Description of Generic Name/Abbreviation |
| :--- | :--- |
| Q3 $\square$ SB | Generic term for Q32SB, Q33SB and Q35SB slim type main base units on which Basic model QCPU <br> (except Q00JCPU), High Performance model QCPU, slim type power supply module, Q series I/O <br> module, and intelligent function module can be mounted. |
| Q3 $\square$ RB | Other name for Q38RB redundant power supply main base unit on which CPU module (except <br> Q00JCPU), redundant power supply module, Q series I/O module, and intelligent function module can <br> be mounted. |
| Q3 $\square$ DB | Generic term for the Q35DB, Q38DB and Q312DB type Multiple CPU high speed main base unit on <br> which CPU module (except the Q00JCPU), Q series power supply module, Q series I/O module, and <br> intelligent function module can be mounted. |
| Q5 $\square$ B | Generic term for Q52B and Q55B extension base unit on which the Q Series I/O and intelligent <br> function module can be mounted. |
| Q6 $\square$ B | Generic term for Q63B, Q65B, Q68B and Q612B extension base unit on which Q Series power supply <br> module, I/O module, intelligent function module can be mounted. |
| Q6 $\square$ RB | Other name for Q68RB redundant power supply extension base unit on whichredundant power supply <br> module, Q series I/O module, and intelligent function module can be mounted. |
| Q6 $\square$ WRB | Another term for Q65WRB extension base unit for redundant system on which redundant power supply <br> module, Q series I/O module, and intelligent function module can be mounted. |
| QA1S5 $\square B$ | Generic term for QA1S51B extension base unit on which AnS Series I/O module, special function <br> module can be mounted. |
| QA1S6 $\square B$ | Generic term for QA1S65B and QA1S68B extension base units on which AnS Series power supply <br> module, I/O module, special function module can be mounted. |

## CHAPTER 2 <br> INSTRUCTION TABLES

### 2.1 Types of Instructions

The major types of CPU module instructions consist of sequence instructions, basic instructions, application instructions, data link instructions, QCPU instructions and redundant system instructions. These types of instructions are listed in the following Table.

| Types of Instruction |  | Meaning | Reference Chapter |
| :---: | :---: | :---: | :---: |
| Sequence instruction | Contact instruction | Operation start, series connection, parallel connection | Page 124, CHAPTER 5 |
|  | Association instruction | Ladder block connection, store/read operation results, creation of pulses from operation results |  |
|  | Output instruction | Bit device output, pulse output, output reversal |  |
|  | Shift instruction | Bit device shift |  |
|  | Master control instruction | Master control |  |
|  | Termination instruction | Program termination |  |
|  | Other instruction | Program stop, instructions such as no operation which do not fit in the above categories |  |
| Basic instruction | Comparison operation instruction | Comparisons such as $=,>,<$ | Page 172, CHAPTER 6 |
|  | Arithmetic operation instruction | Addition, subtraction, multiplication or division of BIN or BCD |  |
|  | BCD $\leftrightarrow$ BIN conversion instruction | Conversion from BCD to BIN and from BIN to BCD |  |
|  | Data transfer instruction | Transmits designated data |  |
|  | Program branch instruction | Program jumps |  |
|  | Program run control instruction | Enables or inhibits interrupt programs |  |
|  | I/O refresh | Executes partial refresh |  |
|  | Other convenient instruction | Instructions for: Counter increment/decrement, teaching timer, special function timer, rotary table shortest direction control, etc. |  |
| Application instruction | Logical operation instruction | Logical operations such as logical sum, logical product, etc. | Page 305, CHAPTER 7 |
|  | Rotation instruction | Rotation of designated data |  |
|  | Shift instruction | Shift of designated data |  |
|  | Bit processing instruction | Bit set and reset, bit test, batch reset of bit devices |  |
|  | Data processing instruction | 16-bit data searches, data processing such as decoding and encoding |  |
|  | Structure creation instruction | Repeated operation, subroutine program calls, indexing in ladder units |  |
|  | Table operation instruction | Data table read/write |  |
|  | Buffer memory access instruction | Data read/write from/to an intelligent function module |  |
|  | Display instruction | Print ASCII code, LED character display, etc. |  |
|  | Debugging and failure diagnosis instruction | Check, status latch, sampling trace |  |
|  | Character string processing instruction | Conversion between BIN/BCD and ASCII;conversion between BIN and character string; conversion between floating decimal point data and character strings, character string processing, etc. |  |
|  | Special function instruction | Trigonometric functions, conversion between angles and radians, exponential operations, automatic logarithms, square roots |  |
|  | Data control instruction | Upper and lower limit controls, dead band controls, zone controls |  |
|  | Switching instruction | File register block No. switches, designation of file registers and comment files |  |


| Types of Instruction |  | Meaning | Reference Chapter |
| :---: | :---: | :---: | :---: |
| Application instruction | Clock instruction | Reading/writing of the values of year, month, day, hour, minute, second, and day of the week; addition/subtraction of the values of hour, minute, and second; conversion of the values of hour, minute, and second into second; comparison between the values of year, month, and day; and comparison between the values of hour, minute, and second | Page 305, CHAPTER 7 |
|  | Expansion clock instruction | Reading of the values of year, month, day, hour, minute, second, millisecond, and day of the week; addition/subtraction of the values of hour, minute, second, and millisecond |  |
|  | Program control instruction | Instructions to switch program execution conditions |  |
|  | Other instruction | Instructions that do not fit in the above categories, such as watchdog timer reset instructions and timing clock instructions |  |
| Instruction for Data Link | Link refresh instruction | Designated network refresh | Page 665, CHAPTER 8 |
|  | Routing information read/ write instruction | Reads, writes, and registers routing information |  |
| Multiple CPU dedicated instruction | Multiple CPU dedicated instruction | Writing to host CPU shared memory, Reading from other CPU shared memory | $\begin{aligned} & \text { Page 672, } \\ & \text { CHAPTER } 9 \end{aligned}$ |
| Multiple <br> CPU <br> high-speed <br> transmission <br> dedicated <br> instruction | Multiple CPU device write/ read instruction | Writes/reads devices to/from another CPU. | Page 686, CHAPTER 10 |
| Redundant system instruction | Instruction for Redundant CPU | System switching | Page 703, CHAPTER 11 |

## 2.2 <br> How to Read Instruction Tables

The instruction tables found from Page 29, Section 2.3 to Page 51, Section 2.5 have been made according to the following format:

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & \stackrel{0}{0} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN 16-bit addition and subtraction ona | +P | $\begin{array}{\|l\|l\|l\|} \hline-+ & \mathrm{S} & \mathrm{D} \\ \hline++\mathrm{P} & \mathrm{~S} & \mathrm{D} \\ \hline \hline \end{array}$ | -(D) $+(\mathrm{S}) \rightarrow$ (D) |  | 3 | - | $\begin{gathered} \text { Page } \\ 188 \end{gathered}$ |
|  | +P | $\begin{array}{l\|l\|l\|l\|} \hline-+ & \text { S1 } & \text { S2 } & \mathrm{D} \\ \hline++\mathrm{P} & \mathrm{~S} 1 & \mathrm{~S} 2 & \mathrm{D} \\ \hline \end{array}$ | - (S1)+(S2) $\rightarrow$ (D) |  | 4 | - | $\begin{array}{\|c} \text { Page } \\ 189 \end{array}$ |
|  | - | - $S$ $D$ | - | $\sqrt{L}$ | 3 | - | Page |
| $\begin{aligned} & \uparrow \\ & \text { 1) } \end{aligned}$ | $\begin{aligned} & \uparrow \\ & 2) \end{aligned}$ | 4 $3)$ | 4) | $\begin{aligned} & \uparrow \\ & 5) \end{aligned}$ | 6) | 7) | $\begin{aligned} & \uparrow \\ & 8) \end{aligned}$ |

## Description

1)............Classifies instructions according to their application.
2)............Indicates the instruction symbol added to the instruction in a program.

Instruction code is built around the 16-bit instruction. The following notations are used to mark 32-bit instructions, instructions executed only at the leading edge of OFF to ON, real number instructions, and character string instructions:

- 32-bit instruction........The letter "D" is added to the first line of the instruction.

```
Example + }\longrightarrow\begin{array}{c}{\textrm{D}+}\\{\downarrow}
    16-bit instruction 32-bit instruction
```

- Instructions executed only at the leading edge of OFF to ON
..................................The letter "P" is added to the end of the instruction.

- Real number instructions
...................................The letter "E" is added to the first line of the instruction.

- Character string instructions
.................................A dollar sign $\$$ is added to the first line of the instruction.

3)............Shows symbol diagram on the ladder.


Fig. 2.1 Symbol Diagram on the Ladder
Destination $\qquad$ Indicates where data will be sent after operation.

Source $\qquad$ Stores data prior to operation.
4). $\qquad$ .Indicates the type of processing that is performed by individual instructions.


Fig. 2.2 Type of Processing Performed by Individual Instructions
5). $\qquad$ The details of conditions for the execution of individual instructions are as follows:

| Symbol | Execution Condition |
| :---: | :--- |
| No symbol <br> recorded | Instruction executed under normal circumstances, with no regard to the ON/OFF status of conditions prior to <br> the instruction. <br> If the precondition is OFF, the instruction will conduct OFF processing. |
|  | Executed during ON; instruction is executed only while the precondition is ON. If the preconditions is OFF, the <br> instruction is not executed, and no processing is conducted. | | Executed once at ON; instruction executed only at leading edge when precondition goes from OFF to ON. |
| :--- |
| Following execution, instruction will not be executed and no processing conducted even if condition remains |
| ON. |

6).
..........Indicates the basic number of steps for individual instructions.
See Page 110, Section 3.8 for a description of the number of steps.
7)............The mark indicates instructions for which subset processing is possible.

See Page 102, Section 3.5 for details on subset processing.
8). $\qquad$ Indicates the page numbers where the individual instructions are explained.

## 2．3 Sequence Instructions

## 2．3．1 Contact instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\stackrel{\rightharpoonup}{\omega}} \\ & 0 \\ & \stackrel{\omega}{亏} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Contact | LD | $H \vdash$ | －Starts logic operation （Starts a contact logic operation） |  | ${ }^{*}$ | － | $\begin{array}{\|c} \text { Page } \\ 124 \end{array}$ |
|  | LDI | $H X K$ | －Starts logical NOT operation （Starts b contact logic operation） |  |  |  |  |
|  | AND | $-\vdash$ | －Logical product（a contact series connection） |  |  |  |  |
|  | ANI | HK | －Logical product NOT（b contact series connection） |  |  |  |  |
|  | OR | $\vdash \vdash$ | －Logical sum（a contact parallel connection） |  |  |  |  |
|  | ORI |  | －Logical sum NOT（b contact parallel connection） |  |  |  |  |
|  | LDP |  | －Starts leading edge pulse operation |  |  |  |  |
|  | LDF | $\|\downarrow\|$ | －Starts trailing edge pulse operation |  |  |  |  |
|  | ANDP | $-\downarrow \mid-$ | －Leading edge pulse series connection |  |  |  |  |
|  | ANDF | $\dagger \downarrow$ | －Trailing edge pulse series connection |  |  |  | 126 |
|  | ORP | $\square \uparrow$ | －Leading edge pulse parallel connection |  |  |  |  |
|  | ORF | HK | －Trailing edge pulse parallel connection |  |  |  |  |
|  | LDPI | 1才才 | －Starts leading edge pulse NOT operation |  | $3^{* 2}$ |  |  |
|  | LDFI | HK | －Starts trailing edge pulse NOT operation |  | $3{ }^{* 2}$ |  |  |
|  | ANDPI | － 7 Y | －Leading edge pulse NOT series connection |  | $4^{* 2}$ |  | Page |
|  | ANDFI | 相 | －Trailing edge pulse NOT series connection |  | $4^{* 2}$ | － | 128 |
|  | ORPI | 鸟排 | －Leading edge pulse NOT parallel connection |  | $4^{* 2}$ |  |  |
|  | ORFI | WK | －Trailing edge pulse NOT parallel connection |  | $4^{* 2}$ |  |  |

＊1：The number of steps may vary depending on the device being used．

| Device | Number of Steps |
| :--- | :---: |
| Internal device，file register（R0 to R32767） | 1 |
| Direct access input（DX） | 2 |
| Devices other than above | 3 |

*2: The number of steps may vary depending on the device and type of CPU module being used.

| Device | Number of Steps |
| :--- | :---: |
| Internal device, file register (R0 to R32767) | 1 |
| Direct access input (DX) | 1 |
| Devices other than above | 3 |

The number of steps may vary depending on the device being used.

| Device | Number of Steps |
| :--- | :---: |
| Internal device, file register (R0 to R32767) | Number of Basic Steps |
| Serial number access format file register (ZR), Extended data register (D), <br> Extended link register (W), Multiple CPU shared device (U3En\G10000) | Number of Basic Steps +1 |
| Direct access input (DX) | Number of Basic Steps +1 |
| Devices other than above | Number of Basic Steps +2 |

### 2.3.2 Association instructions

| Category |  | Symbol | Processing Details | Execution Condition | Number of Basic Steps | 苞 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Connection | ANB | ANB | - AND between logical blocks (Series connection between logical blocks) |  | 1 | - | $\begin{gathered} \text { Page } \\ 131 \end{gathered}$ |
|  | ORB |  | - OR between logical blocks (Series connection between logical blocks) |  |  |  |  |
|  | MPS |  | - Memory storage of operation results |  | 1 | - | $\begin{gathered} \text { Page } \\ 132 \end{gathered}$ |
|  | MRD |  | - Read of operation results stored with MPS instruction |  |  |  |  |
|  | MPP |  | - Read and reset of operation results stored with MPS instruction |  |  |  |  |
|  | INV | \% | - Inversion of operation result |  | 1 | - | $\begin{gathered} \text { Page } \\ 135 \end{gathered}$ |
|  | MEP | 4 | - Conversion of operation result to leading edge pulse |  | 1 |  | Page |
|  | MEF | $\downarrow$ | - Conversion of operation result to trailing edge pulse |  | 1 |  | 136 |
|  | EGP | Vn <br> 4 | - Conversion of operation result to leading edge pulse (Stored at Vn) |  | 1 | - | Page |
|  | EGF |  | - Conversion of operation result to trailing edge pulse (Stored at Vn) |  | *1 |  | 137 |

*1: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Number of Basic Steps |
| :--- | :---: |
| High Performance model QCPU |  |
| Process CPU | 1 |
| Redundant CPU |  |
| Universal model QCPU <br> LCPU | 2 |
| Basic model QCPU | 2 |

### 2.3.3 Output instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | 苟 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output | OUT | $\square \quad H$ | - Device output |  | *1 | - | Page <br> 139 <br> Page <br> 141 <br> Page <br> 144 <br> Page <br> 146 |
|  | SET | $- \text { SET }$ | - Sets device |  | *1 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 147 \\ \text { Page } \\ 150 \end{array}$ |
|  | RST | $\begin{array}{\|l\|l\|} \hline \text { RST } & \mathrm{D} \\ \hline \end{array}$ | - Resets device |  | *1 | - | $\begin{gathered} \text { Page } \\ 148 \\ \text { Page } \\ 150 \end{gathered}$ |
|  | PLS | - PLS | - Generates 1 cycle program pulse at leading edge of input signal. | $\uparrow$ | 2 |  | Page |
|  | PLF | PLF D | - Generates 1 cycle program pulse at trailing edge of input signal. | $7$ | 2 |  | 152 |
|  | FF | -FF | - Reversal of device output | $\uparrow$ | 2 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 154 \\ \hline \end{array}$ |
|  | DELTA | - DELTA $\mathrm{D}_{\text {- }}$ | - Pulse conversion of direct output |  | 2 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 155 \end{array}$ |
|  | DELTAP | - DELTAP D - |  | $\uparrow$ |  |  |  |

*1: The number of steps may vary depending on the device being used.
See description pages of individual instructions for number of steps.
*2: The execution condition applies only when an annunciator (F) is in use.

### 2.3.4 Shift instructions

| Category |  | Symbol |  | Processing Details | Execution Condition | Number of Basic Steps |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift | SFT | -SFT | D- | - 1-bit shift of device |  | 2 |  | $\begin{gathered} \text { Page } \\ 157 \end{gathered}$ |
|  | SFTP | -SFTP | D - |  |  |  |  |  |

### 2.3.5 Master control instructions

| Category |  | Symbol |  | Processing Details | Execution Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Master control | MC | MC | n D-1 | - Starts master control |  | 2 | - | $\begin{gathered} \text { Page } \\ 159 \end{gathered}$ |
|  | MCR | MCR |  | - Resets master control |  | 1 |  |  |

### 2.3.6 Termination instructions

| Category |  | Symbol | Processing Details | Execution Condition | Number of Basic Steps | 屯 <br> 0 <br> 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Termination | FEND | $\bigcirc$ FEND | - Termination of main program |  | 1 |  | $\begin{gathered} \hline \text { Page } \\ 163 \end{gathered}$ |
|  | END | $\square$ END | - Termination of sequence program |  |  |  | $\begin{gathered} \text { Page } \\ 165 \end{gathered}$ |

### 2.3.7 Other instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition | Number of Basic Steps |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stop | STOP | STOP | - Terminates sequence operation after input condition has been met. <br> - Sequence program is executed by placing the RUN/STOP key switch back in the RUN position. | $\square$ | 1 | - | $\begin{gathered} \text { Page } \\ 167 \end{gathered}$ |
| Ignored | NOP | - | - Ignored (For program deletion or space) |  | 1 | - | $\begin{gathered} \text { Page } \\ 168 \end{gathered}$ |
|  | NOPLF | NOPLF | - Ignored (To change pages during printouts) |  |  |  |  |
|  | PAGE | $\longmapsto$ PAGE $\quad \mathrm{n}-\mid$ | - Ignored (Subsequent programs will be controlled from step 0 of page n) |  |  |  |  |

### 2.4.1 Comparison operation instructions



*1: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no Indexing. <br> - Constant: No limitations | $5^{\text {Note 1) }}$ |
|  | Devices other than above | 3 Note 2) |
| Basic model QCPU <br> Universal model QCPU LCPU | All devices that can be used | 3 Note 2) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.



*2: The conditions under which character string comparisons can be made are as shown below:

- Match: All characters in the strings must match
- Larger string: If character strings are different, determines the string with the largest number of character codes. If the lengths of the character strings are different, determines the longest character string.
- Smaller string: If the character strings are different, determines the string with the smallest number of character codes. If the lengths of the character strings are different, determines the shortest character string.



### 2.4.2 Arithmetic operation instructions


*1: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 5 Note 1) |
|  | Devices other than above | 3 Note 2) |
| Basic model QCPU <br> Universal model QCPU LCPU | All devices that can be used | 3 Note 2) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
*2: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 6 Note 1) |
|  | Devices other than above | 4 Note 2) |
| Basic model QCPU | All devices that can be used | 4 Note 2) |
| Universal model QCPU LCPU |  | 3 Note 2) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
*3: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :--- | :--- | :---: |
| QCPU <br> LCPU | - Word device: Internal device (except for file register ZR) | - Bit device: $\quad$Devices whose device Nos. are multiples of 16, whose digit <br> designation is K8, and which use no indexing. <br> No limitations |

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
*4: The number of basic steps is three for the Universal model QCPU and LCPU only.

| Category | $\overline{0}$ <br> E <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 | Symbol | Processing Details | Execution Condition |  | 苟 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BCD 4-digit addition and subtraction operations | B+ | $\mathrm{B}+$ S D | - (D) + (S) $\rightarrow$ (D) | $\sqrt{\square}$ | 3 | - | $\begin{gathered} \text { Page } \\ 198 \end{gathered}$ |
|  | B+P | $B+P$ $S$ $D$ |  | $\uparrow$ |  |  |  |
|  | B+ |  | - (S1)+(S2) $\rightarrow$ (D) |  | 4 | - | $\begin{array}{\|c} \hline \text { Page } \\ 200 \end{array}$ |
|  | B+P |  |  | $\uparrow$ |  |  |  |
|  | B- | $\mathrm{B}-$ S D | -(D)-(S) $\rightarrow$ (D) | $\sqrt{\square}$ | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 198 \end{array}$ |
|  | B-P | $B-P$ $S$ $D$ |  | $\uparrow$ |  |  |  |
|  | B- |  | -(S1)-(S2) $\rightarrow$ (D) | $\sqrt{L}$ | 4 | - | $\begin{array}{\|c\|c} \text { Page } \\ 200 \end{array}$ |
|  | B-P |  |  | $\uparrow$ |  |  |  |
| BCD 8-digit addition and subtraction operations | DB+ | $\mathrm{DB}+$ S D | - $(\mathrm{D}+1, \mathrm{D})+(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\sqrt{\square}$ | 3 | - | $\begin{array}{\|c} \text { Page } \\ 201 \end{array}$ |
|  | DB+P | DB+P $S$ $D$ |  | $\uparrow$ |  |  |  |
|  | DB+ |  | - $(\mathrm{S} 1+1, \mathrm{~S} 1)+(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 4 | - | $\begin{array}{\|c} \hline \text { Page } \\ 203 \end{array}$ |
|  | DB+P |  |  | $\uparrow$ |  |  |  |
|  | DB- | $\mathrm{DB}-$ S D | -( $\mathrm{D}+1, \mathrm{D})-(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\sqrt{\square}$ | 3 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 201 \end{array}$ |
|  | DB-P | $\mathrm{DB}-\mathrm{P}$ S D |  | $\uparrow$ |  |  |  |
|  | DB- | $-{ }_{- \text {DB-- }} \mathrm{S} 1 \mid \mathrm{S} 2 \mathrm{D}-1$ | -(S1+1, S1)-(S2+1, S2) $\rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 4 | - | $\begin{array}{\|c} \text { Page } \\ 203 \end{array}$ |
|  | DB-P |  |  | $\uparrow$ |  |  |  |
| BCD 4-digit multiplication and division operations | B* |  | - $(\mathrm{S} 1) \times(\mathrm{S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\sqrt{\square}$ | 4 | $\bigcirc$ | $\begin{gathered} \text { Page } \\ 204 \end{gathered}$ |
|  | B*P | $\mathrm{B} * \mathrm{P}$ S 2 D |  | 个 |  |  |  |
|  | B/ |  | -(S1) / (S2) $\rightarrow$ Quotient(D), Remainder (D+1) | $\sqrt{\square}$ | 4 | $\bigcirc$ |  |
|  | B/P | $\mathrm{B} / \mathrm{P}$ S 1 S 2 D |  | $\uparrow$ |  |  |  |
| BCD 8-digit multiplication and division operations | DB* | $-\mathrm{DB*}^{\mathrm{DB}} \mathrm{S} 1 / \mathrm{S} 2 \mathrm{D}-1$ | - $(\mathrm{S} 1+1, \mathrm{~S} 1) \times(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})$ | $\square$ | 4 | - | $\begin{array}{\|c} \hline \text { Page } \\ 206 \end{array}$ |
|  | DB*P |  |  | $\uparrow$ |  |  |  |
|  | DB/ |  | - (S1+1, S1) / (S2+1, S2) $\rightarrow$ Quotient (D+1, D), Remainder ( $\mathrm{D}+3, \mathrm{D}+2$ ) |  | 4 | $\bigcirc$ |  |
|  | DB/P | DB/P S1 2 D  |  | $\uparrow$ |  |  |  |


| Category |  | Symbol | Processing Details | Execution Condition |  | 㫄 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Floating decimal point data addition and subtraction operations (Single precision) | E+ <br> $E+P$ | $E+$ $S$ $D$ <br> $-E+P$ $S$ $D$ <br> $-E$   | - $(\mathrm{D}+1, \mathrm{D})+(\mathrm{S}+1, S) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 3 | *6 | $\begin{gathered} \text { Page } \\ 208 \end{gathered}$ |
|  | $\mathrm{E}+$ $\mathrm{E}+\mathrm{P}$ | $\mathrm{E}+$ S 1 S 2 D <br> $-\mathrm{E}+\mathrm{P}$ S 1 S 2 D | - $(\mathrm{S} 1+1, \mathrm{~S} 1)+(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\square}{\square}$ | $\begin{gathered} 4 \\ * 5 \end{gathered}$ | *6 | $\begin{gathered} \text { Page } \\ 210 \end{gathered}$ |
|  | $\mathrm{E}-$ $\mathrm{E}-\mathrm{P}$ | $E-$ $S$ D <br> E   <br> $\mathrm{E}-\mathrm{P}$ S D | - $(\mathrm{D}+1, \mathrm{D})-(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\square}{\square}$ | 3 | ${ }^{*}$ | $\begin{gathered} \text { Page } \\ 208 \end{gathered}$ |
|  | E- | $\mathrm{E}-$ S 1 S D | - $(\mathrm{S} 1+1, \mathrm{~S} 1)-(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | $\begin{gathered} 4 \\ * 5 \end{gathered}$ | *6 | $\begin{gathered} \text { Page } \\ 210 \end{gathered}$ |
|  | E-P | $E-P$ $S 1$ S D |  | $\uparrow$ |  |  |  |
| Floating decimal point data addition and subtraction operations (Double precision) | ED+ ED+P | $E D+$ $S$ $D$ <br> $-E D+P$ $S$ $D$ | $\begin{aligned} & \cdot(D+3, D+2, D+1, D)+(S+3, S+2, S+1, S) \\ & \quad \rightarrow(D+3, D+2, D+1, D) \end{aligned}$ |  | 3 | 0 | $\begin{gathered} \text { Page } \\ 212 \end{gathered}$ |
|  | ED+ ED+P | ED+ S1 S2 D <br>     <br> $-\mathrm{ED}+\mathrm{P}$ S 1 S 2 D | $\begin{aligned} \cdot & (\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1)+ \\ & (\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2) \rightarrow \\ & (\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ | $\frac{\square}{\square}$ | 4 | 0 | $\begin{gathered} \text { Page } \\ 214 \end{gathered}$ |
|  | ED- | $E D-$ $S$ $D$ | $\begin{aligned} - & (D+3, D+2, D+1, D)-(S+3, S+2, S+1, S) \\ & \rightarrow(D+3, D+2, D+1, D) \end{aligned}$ | $\square$ | 3 | 0 | $\begin{gathered} \text { Page } \\ 212 \end{gathered}$ |
|  | ED-P | $E D-P$ $S$ D |  | $\uparrow$ |  |  |  |
|  | ED- | ED- S1 S2 D | $\begin{aligned} & \cdot(\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1)- \\ & (\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2) \rightarrow \\ & (\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ | $\square$ | 4 | $\bigcirc$ | $\begin{gathered} \text { Page } \\ 214 \end{gathered}$ |
|  | ED-P | ED-P S1 2 D |  | $\uparrow$ |  |  |  |
| Floating decimal point data multiplication and division operations (Single precision) | E* | $\mathrm{E}^{*}$ S 1 S 2 D | - $(\mathrm{S} 1+1, \mathrm{~S} 1) \times(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 3 | *6 | $\begin{gathered} \text { Page } \\ 216 \end{gathered}$ |
|  | E*P | $E^{*} P$ S1 S2 D |  |  |  |  |  |
|  | E/ |  | - $(\mathrm{S} 1+1, \mathrm{~S} 1) /(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow$ Quotient $(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 4 | *6 |  |
|  | E/P | $\mathrm{E} / \mathrm{P}$ S 1 S 2 D |  |  |  |  |  |
| Floating decimal point data multiplication | $E D^{*}$ <br> $E D * P$ |  | $\begin{aligned} & \cdot(\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1) \times \\ & (\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2) \rightarrow \\ & (\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ | $\frac{\square}{\square}$ | 4 | *6 | Page$218$ |
| and division operations (Double precision) | ED/ <br> ED/P | $-\mathrm{ED} /$ S 1 S 2 D | $\begin{aligned} \cdot & (\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1) / \\ & (\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2) \rightarrow \\ & \text { Quotient }(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D}) \end{aligned}$ |  | 4 |  |  |

The number of basic steps is three for the Universal model QCPU and LCPU only.
*6: The subset is effective only with Universal model QCPU and LCPU.

*7: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR ) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 3 Note 1) |
|  | Devices other than above | $2^{\text {Note 2) }}$ |
| Basic model QCPU <br> Universal model QCPU LCPU | All devices that can be used | 2 Note 2) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

### 2.4.3 Data conversion instructions


*1: The number of basic steps is two for the Universal model QCPU and LCPU only.
*2: The subset is effective only with Universal model QCPU and LCPU.


| Category |  | Symbol | Processing Details | Execution <br> Condition | Number of Basic Steps | ٓ 0 0 0 $\omega$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Complement to 2 | NEG | - NEG |  | $\square$ | 2 | - | $\begin{gathered} \text { Page } \\ 246 \end{gathered}$ |
|  | NEGP | $-$NEGP D |  | 个 |  |  |  |
|  | DNEG | - DNEG |  | $\square$ | 2 | - |  |
|  | DNEGP | - DNEGP $\mathrm{D}^{\text {D }}$ |  | $\uparrow$ |  |  |  |
|  | ENEG | - ENEG | $(\overline{\mathrm{D}+1, \mathrm{D})} \xrightarrow{\longrightarrow}(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 2 | - | $\begin{gathered} \text { Page } \\ 248 \end{gathered}$ |
|  | ENEGP | - ENEGP $\mathrm{D}^{\text {E }}$ |  | $\uparrow$ |  |  |  |
|  | EDNEG | - EDNEG $\mathrm{D}^{\text {E }}$ | $(\overline{D+3, D+2, D+1, D}) \longrightarrow(D+3, D+2, D+1, D)$ <br> Real number data | $\square$ | 3 | - | $\begin{gathered} \text { Page } \\ 249 \end{gathered}$ |
|  | EDNEGP | - EDNEGP $\mathrm{D}^{\text {D }}$ |  | $\uparrow$ |  |  |  |
| Block conversion | BKBCD | BKBCD S D n | - Batch converts BIN data n points from (S) to BCD data and stores the result from (D) onward. |  | 4 | - | $\begin{gathered} \text { Page } \\ 250 \end{gathered}$ |
|  | BKBCDP | BKBCDP S D n |  |  |  |  |  |
|  | BKBIN | BKBIN S D n | - Batch converts BCD data n points from (S) to BIN data and stores the result from (D) onward. | $\boxed{\square}$ | 4 | - | $\begin{gathered} \text { Page } \\ 251 \end{gathered}$ |
|  | BKBINP | BKBINP S D n |  | $\uparrow$ |  |  |  |
| Floating-point Single precision $\downarrow$ Double precision | ECON | $E C O N$ $S$ D | Conversion to double precision$\begin{aligned} & (\mathrm{S}+1, \mathrm{~S}) \longrightarrow \\ & \text { 32-bit floating-point real number } \end{aligned}$ |  | 3 | - | $\begin{gathered} \text { Page } \\ 253 \end{gathered}$ |
|  | ECONP | $-$ECONP S D |  |  |  |  |  |
| Floating-point Double precision $\downarrow$ Single precision | EDCON | EDCON S D | Conversion to single precision$(\mathrm{S}+3, \mathrm{~S}+2, \mathrm{~S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | 3 | - | $\begin{gathered} \text { Page } \\ 254 \end{gathered}$ |
|  | EDCONP | $-$EDCONP S D |  |  |  |  |  |

### 2.4.4 Data transfer instructions



*1: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of <br> Steps |  |
| :--- | :--- | :---: | :---: |
| QCPU <br> LCPU | - Word device: Internal device (except for file register ZR) | - Bit device:Devices whose device Nos. are multiples of 16, whose digit <br> designation is K4, and which use no indexing. <br> No limitations | 2 |

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
*2: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 3 |
|  | Devices other than above | 3 Note 1) |
| Basic model QCPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations <br> (The number of steps is 3 when the above device + constant are used.) | 2 |
|  | Devices other than above | 3 Note 1) |
| Universal model QCPU LCPU | All devices that can be used | $2^{\text {Note 1) }}$ |

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
*3: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of <br> Steps |
| :--- | :--- | :---: |
| QCPU <br> LCPU | - Word device: Internal device (except for file register ZR) <br> •Bit device: $\quad$Devices whose device Nos. are multiples of 16, whose digit <br> designation is K4, and which use no indexing. <br> No limitations | 2 |
|  | •Constant: |  |
|  | Devices other than above | 3 Note 1) |

Note 1) The number of steps may increase due to the conditions described in Page 110, Section 3.8.

### 2.4.5 Program branch instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | $\begin{array}{\|l} \stackrel{\rightharpoonup}{\mathbf{0}} \\ \stackrel{0}{0} \\ \stackrel{\rightharpoonup}{\bar{\omega}} \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jump | CJ | -CJ Pn- | - Jumps to Pn when input conditions are met. | $\boxed{L}$ | 2 | $\bigcirc$ | $\begin{array}{\|c} \text { Page } \\ 274 \end{array}$ |
|  | SCJ | SCJ Pn- | - Jumps to Pn from the scan after the meeting of input condition. | L | 2 | - |  |
|  | JMP | $\longmapsto$ JMP Pn- | - Jumps unconditionally to Pn. |  | 2 | - |  |
|  | GOEND | -GOEND | - Jumps to END instruction when input condition is met. |  | 1 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 277 \end{array}$ |

### 2.4.6 Program execution control instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | せ 0 0 $\vdots$ $\vdots$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Disable interrupts | DI | $-\mathrm{DI}$ | - Prohibits the running of an interrupt program. |  | 1 | - | $\begin{gathered} \text { Page } \\ 278 \end{gathered}$ |
| Enable interrupts | El | El | - Resets interrupt program execution prohibition. |  | 1 | - |  |
| Interrupt <br> disable/ <br> enable <br> setting | IMASK | $\begin{array}{\|l\|l\|} \hline \text { IMASK } & S \\ \hline \end{array}$ | - Inhibits or permits interrupts for each interrupt program. |  | 2 | - |  |
| Return | IRET | IRET | - Returns to sequence program from an interrupt program. |  | 1 | - | $\begin{gathered} \text { Page } \\ 284 \end{gathered}$ |

### 2.4.7 I/O refresh instructions

| Category |  | Symbol |  |  | Processing Details | Execution Condition | Number of Basic Steps | - |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/O Refresh | RFS | -RFS | S | $\mathrm{n}-$ | - Refreshes the relevant I/O area during scan. | $L$ | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 285 \end{array}$ |
|  | RFSP | RFSP | S | $\mathrm{n}-1$ |  | $\uparrow$ |  |  |  |

### 2.4.8 Other convenient instructions

| Category |  | Symbol | Processing Details | Execution Condition | Number of Basic Steps | 苞 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Up/Down counter | UDCNT1 | UDCNT1 S D n |  | $\square$ | 4 | - | $\begin{gathered} \text { Page } \\ 287 \end{gathered}$ |
|  | UDCNT2 | UDCNT2 S D n |  | $\sqrt{\square}$ | 4 | - | $\begin{gathered} \text { Page } \\ 289 \end{gathered}$ |
| Teaching timer | TTMR | $-$TTMR D n | - (Time that TTMR is |  | 3 | - | $\begin{gathered} \text { Page } \\ 291 \end{gathered}$ |
| Special timer | STMR | $- \text { STMR }$ | - The 4 points from the bit device designated by (D) operate as shown below, depending on the ON/OFF status of the input conditions for the STMR instruction: <br> (D)+0: Off delay timer output <br> (D) +1 : One shot after off timer output <br> (D) +2 : One shot after on timer output <br> (D) +3 : On delay and off delay timer output |  | 3 | - | $\begin{gathered} \text { Page } \\ 292 \end{gathered}$ |
| Shortest direction control | ROTC | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { ROTC } & \mathrm{S} & \mathrm{n} 1 & \mathrm{n} 2 & \mathrm{D} \\ \hline \end{array}$ | - Rotates a rotary table with n 1 divisions from the stop position to the position designated by $(\mathrm{S}+1)$ in the shortest direction. |  | 5 | - | $\begin{gathered} \text { Page } \\ 294 \end{gathered}$ |
| Ramp signal | RAMP | $-$RAMP n 1 n 2 D 1 n 3 D 2 | - Changes device data designated by D1 from n1 to n2 in n3 scans. | $\square$ | 6 | - | $\begin{gathered} \text { Page } \\ 296 \end{gathered}$ |
| Pulse density | SPD | $\begin{array}{\|l\|l\|l\|l\|} \hline \text { SPD } & \mathrm{S} & \mathrm{n} & \mathrm{D} \\ \hline \end{array}$ | - Counts the pulse input from the device designated by ( S ) for the duration of time designated by $n$, and stores the count in the device designated by (D). | $\square$ | 4 | - | $\begin{gathered} \text { Page } \\ 298 \end{gathered}$ |
| Pulse output | PLSY | PLSY n 1 n 2 D | -(n1) Hz $\longrightarrow(\mathrm{D})$ Output n2 times | $\square$ | 4 | - | Page $300$ |
| Pulse width modulation | PWM | PWM n1 n2 D |  | $\boxed{\square}$ | 4 | - | $\begin{gathered} \text { Page } \\ 301 \end{gathered}$ |
| Matrix input | MTR | MTR S D1 D2 n | - Reads data of 16 points $\times \mathrm{n}$ rows from the devices starting from the one specified by (S), and stores them to the devices starting from the one specified by (D2). |  | 5 | - | $\begin{gathered} \text { Page } \\ 302 \end{gathered}$ |

### 2.5 Application Instructions

### 2.5.1 Logical operation instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | - |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical product | WAND | WAND S D <br> - WANDP S D | $(\mathrm{D}) \wedge(\mathrm{S}) \rightarrow(\mathrm{D})$ |  | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 306 \end{array}$ |
|  | WAND <br> WANDP | WAND S1 S2 D <br> - WANDP S1 S 2 D | $\cdot(\mathrm{S} 1) \wedge(\mathrm{S} 2) \rightarrow(\mathrm{D})$ |  | $\begin{gathered} 4 \\ *_{1} \end{gathered}$ | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 308 \end{array}$ |
|  | DAND <br> DANDP | DAND S D <br> - DANDP S D | $\cdot(\mathrm{D}+1, \mathrm{D}) \wedge(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\sqrt{L}}{\sqrt{5}}$ | *2 | - | $\begin{array}{\|c} \hline \text { Page } \\ 306 \end{array}$ |
|  | DAND | DAND S1 S2$\mathrm{D}\|-\|$DANDP S1 S2 | $\cdot(\mathrm{S} 1+1, \mathrm{~S} 1) \wedge(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 308 \end{array}$ |
|  | BKAND <br> BKANDP | BKAND S 1 S <br>  D n <br>    <br> BKANDP S 1 S <br>  D n |  |  | 5 | - | $\begin{array}{\|c} \text { Page } \\ 310 \end{array}$ |
|  | WOR | WOR S D <br>  WORP S <br>  D  | - (D) $\vee(\mathrm{S}) \rightarrow$ (D) |  | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 312 \end{array}$ |
|  | WOR | WOR S1 S2 D <br> - WORP S1 S2 D | $(\mathrm{S} 1) \vee(\mathrm{S} 2) \rightarrow(\mathrm{D})$ | $\frac{\sqrt{4}}{\sqrt{4}}$ | $\begin{gathered} 4 \\ * \\ 1 \end{gathered}$ | - | $\begin{array}{\|c} \hline \text { Page } \\ 314 \end{array}$ |
| Logical sum | DOR | DOR S D <br> - DORP S D | $\cdot(\mathrm{D}+1, \mathrm{D}) \vee(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *2 | - | $\begin{array}{\|c} \hline \text { Page } \\ 312 \end{array}$ |
|  | DOR | - DOR $\mathrm{S} 1 \mid \mathrm{S} 2$ D <br>    <br> DORP S 1 S 2 <br> D D  | $(\mathrm{S} 1+1, \mathrm{~S} 1) \vee(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 314 \end{array}$ |
|  | BKOR <br> BKORP | BKOR S1 S2 D n <br>      <br> BKORP S1 S2 2 D n |  | $\frac{\sqrt{L}}{\sqrt{4}}$ | 5 | - | $\begin{array}{\|c} \text { Page } \\ 316 \end{array}$ |
| Exclusive OR | WXOR <br> WXORP | WXOR S D <br> - WXORP S D <br> -   | - (D) $\forall$ (S) $\rightarrow$ ( D$)$ | $\frac{\sqrt{L}}{\sqrt{4}}$ | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 318 \end{array}$ |
|  | WXOR <br> WXORP | WXOR S1 S2 D <br>     <br> - WXORP S1 S2 D | $\cdot(\mathrm{S} 1) \forall(\mathrm{S} 2) \rightarrow$ (D) |  | $\begin{gathered} 4 \\ *_{1} \\ \hline \end{gathered}$ | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 320 \end{array}$ |
|  | DXOR <br> DXORP | DXOR S D <br> - DXORP S D | $\cdot(\mathrm{D}+1, \mathrm{D}) \forall(\mathrm{S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D})$ |  | *2 | - | $\begin{array}{\|c} \hline \text { Page } \\ 318 \end{array}$ |


| Category |  | Symbol | Processing Details | Execution Condition | Number of Basic Steps |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Exclusive OR | DXOR | $-$DXOR S1 2 D | $\cdot(\mathrm{S} 1+1, \mathrm{~S} 1) \forall(\mathrm{S} 2+1, \mathrm{~S} 2) \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | *3 | 0 | $\begin{gathered} \text { Page } \\ 320 \end{gathered}$ |
|  | DXORP | DXORP S1 S2 D |  | $\uparrow$ |  |  |  |
|  | BKXOR | BKXOR S1 S2 D n |  | $\square$ | 5 | - | $\begin{gathered} \text { Page } \\ 322 \end{gathered}$ |
|  | BKXORP | BKXORP S1 S2 D n |  |  |  |  |  |
| NON <br> exclusive <br> logical sum | WXNR | WXNR S D | $\overline{(\mathrm{D}) \forall(\mathrm{S})} \rightarrow(\mathrm{D})$ | $\square$ | 3 |  | $\begin{gathered} \text { Page } \\ 324 \end{gathered}$ |
|  | WXNRP | WXNRP S D |  | $\uparrow$ |  |  |  |
|  | WXNR | WXNR S1 S2 D | $\overline{(\mathrm{S} 1) \forall(\mathrm{S} 2)} \rightarrow(\mathrm{D})$ | $\square$ | 4$* 1$ |  | $\begin{gathered} \text { Page } \\ 326 \end{gathered}$ |
|  | WXNRP |  |  | $\uparrow$ |  |  |  |
|  | DXNR | DXNR S D | $\cdot \overline{(D+1, D) \forall(S+1, S)} \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | *2 |  | $\begin{gathered} \text { Page } \\ 324 \end{gathered}$ |
|  | DXNRP | DXNRP S D |  | $\uparrow$ |  |  |  |
|  | DXNR | $-$DXNR S 1 S 2 D | . $\overline{(\mathrm{S} 1+1, \mathrm{~S} 1) \forall(\mathrm{S} 2+1, \mathrm{~S} 2)} \rightarrow(\mathrm{D}+1, \mathrm{D})$ | $\square$ | *3 | 0 | $\begin{gathered} \text { Page } \\ 326 \end{gathered}$ |
|  | DXNRP | $-$DXNRP S1 S D |  | $\uparrow$ |  |  |  |
|  | BKXNR | BKXNR S1 S2 D n |  | $\square$ | 5 | - | $\begin{gathered} \text { Page } \\ 328 \end{gathered}$ |
|  | BKXNRP | BKXNRP S1 S2 D n |  |  |  |  |  |

*1: The number of basic steps is three for the Universal model QCPU and LCPU only.
*2: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 5 Note 1) |
|  | Devices other than above | 3 Note 2) |
| Basic model QCPU <br> Universal model QCPU LCPU | All devices that can be used | 3 Note 2) |

Note 1) When using a High Performance model QCPU, Process CPU or Redundant CPU, the number of steps increases but the processing speed becomes faster.
Note 2) The number of steps may increase due to the conditions described in Page 110, Section 3.8.
*3: The number of steps may vary depending on the device and type of CPU module being used.

| Component | Device | Number of Steps |
| :---: | :---: | :---: |
| High Performance model QCPU <br> Process CPU <br> Redundant CPU | - Word device: Internal device (except for file register ZR) <br> - Bit device: Devices whose device Nos. are multiples of 16, whose digit designation is K8, and which use no indexing. <br> - Constant: No limitations | 6 Note 1) |
|  | Devices other than above | 4 Note 2) |
| Basic model QCPU <br> Universal model QCPU LCPU | All devices that can be used | 4 Note 2) |
|  |  | 3 Note 2) |

### 2.5.2 Rotation instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | 芯 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Right rotation | ROR | - ROR <br> R | Right rotation by n bits Carry flag | $\frac{\sqrt{\square}}{\sqrt{5}}$ | 3 | - | $\begin{array}{\|c} \text { Page } \\ 330 \end{array}$ |
|  | RCR <br> RCRP | $-\operatorname{RCR}$ <br> $\mathrm{D}\|\mathrm{n}\|-\|$RCRP D n | Right rotation by n bits Carry flag |  | 3 | $\bigcirc$ |  |
| Left rotation | ROL | - ROL$\mathrm{D}\|\mathrm{n}\|-\|$ROLP D n |  |  | 3 | - | $\begin{array}{\|c} \text { Page } \\ 333 \end{array}$ |
|  | RCL <br> RCLP | -RCL D n |  |  | 3 | - |  |
| Right rotation | DROR <br> DRORP | - DROR <br> D | Right rotation by n bits Carry flag | $\frac{\sqrt{\square}}{\sqrt{4}}$ | 3 | O | $\begin{gathered} \text { Page } \\ 335 \end{gathered}$ |
|  | DRCR <br> DRCRP | $\begin{array}{\|l\|l\|l\|} \hline \text { DRCRP } & \mathrm{D} & \mathrm{n} \\ \hline \end{array}$ |  |  |  | $3 \bigcirc$ |  |


| Category |  | Symbol | Processing Details | Execution Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Left rotation | DROL <br> DROLP | DROL D n |  |  | 3 | - | $\begin{gathered} \text { Page } \\ 337 \end{gathered}$ |
|  | DRCL <br> DRCLP | DRCL D n |  |  | 3 | - |  |

### 2.5.3 Shift instructions



| Category | $\overline{0}$ <br> E <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 | Symbol | Processing Details | Execution Condition |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\omega} \\ & \stackrel{\omega}{\omega} \\ & \stackrel{\rightharpoonup}{亏} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n-bit shift of <br> n-bit data | SFTBR | $-$SFTBR D <br> n 1 n 2 | $\overbrace{n^{2}}^{\mathrm{n} 1}$ | $\sqrt{L}$ |  |  | $\begin{gathered} \text { Page } \\ 343 \end{gathered}$ |
|  | SFTBRP | $\begin{array}{\|l\|l\|l\|l\|} \hline \text { SFTRP } & \mathrm{D} & \mathrm{n} 1 & \mathrm{n} 2 \\ \hline \end{array}$ |  |  | 4 | - |  |
|  | SFTBL | $-{ }_{-}^{\text {SFTBL }}$ D D n1 $\mathrm{n} 2-1$ | n1 |  |  |  |  |
|  | SFTBLP | SFTBLP D <br> n 1 n 2  |  | $\uparrow$ | 4 | - |  |
| 1-word shift of n-words data | DSFR <br> DSFRP | DSFR <br> $\mathrm{D}\|\mathrm{n}\|-\|$DSFRP D |  |  | 3 | - | $\begin{gathered} \text { Page } \\ 345 \end{gathered}$ |
|  | DSFL | -DSFL <br> $\mathrm{D}\|\mathrm{n}\|-\|$DSFLP D n |  | $\frac{\sqrt{\square}}{\sqrt{5}}$ | 3 | $\bigcirc$ |  |
| n-words shift of n-words data | SFTWR SFTWRP |  |  | $\frac{\sqrt{\square}}{\sqrt{4}}$ | 4 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ \hline 346 \end{array}$ |
|  | SFTWL | SFTWL D n 1 <br>    | $\mathrm{n}^{\mathrm{n}}$ |  |  |  |  |
|  | SFTWLP | SFTWLP D n 1 <br> n 2   |  |  | 4 | - |  |

### 2.5.4 Bit processing instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | せ 0 0 n ¢ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit <br> set/reset | BSET BSETP | BSET D n <br>    <br> BSETP D n |  |  | 3 | - | $\begin{gathered} \text { Page } \\ 349 \end{gathered}$ |
|  | BRST <br> BRSTP | BRST D n <br> -BRSTP D n | (D) |  | 3 | - |  |
| Bit tests | TEST <br> TESTP |  | (S1) |  | 4 | - | $\begin{gathered} \text { Page } \\ 350 \end{gathered}$ |
|  | DTEST <br> DTESTP |  |  |  | 4 | - |  |
| Batch reset of bit devices | BKRST <br> BKRSTP | - BKRST D n | (D) |  | 3 | - | $\begin{gathered} \text { Page } \\ 352 \end{gathered}$ |

### 2.5.5 Data processing instructions





### 2.5.6 Structure creation instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | + |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of repeats | FOR |  | - Executes $n$ times between the FOR and $\square$ NEXT. |  | 2 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 383 \end{array}$ |
|  | NEXT | NEXT ${ }^{\text {d }}$ |  |  | 1 | - |  |
|  | BREAK | BREAK D <br> Pn  | - Forcibly ends the execution of the FOR to NEXT cycle and jumps pointer Pn. |  | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 385 \end{array}$ |
|  | BREAKP | BREAKP D <br> Pn  |  |  |  |  |  |
| Subroutine program calls | CALL | CALL Pn <br> CALL PnS1~Sn | - Executes subroutine program Pn when input condition is met. ( S 1 to Sn are arguments sent to subroutine program.$n \leqq 5)$ |  | $*$$*$2++$n$ | *3 | Page386 |
|  | CALLP |  |  |  |  |  |  |
|  | RET | RET H | - Returns from subroutine program |  | 1 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 390 \\ \hline \end{array}$ |
|  | FCALL | FCALL Pn <br> FCALL PnS1~Sn | - Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. $\mathrm{n} \leqq 5$ ) | $\square$ | $*$$*$2++$n$ |  | $\begin{gathered} \text { Page } \\ 391 \end{gathered}$ |
|  | FCALLP | FCALLP $\mathrm{Pn}-$ <br> FCALLP Pn Sn~S1 |  |  |  |  |  |
|  | ECALL | - ECALL <br> $\boldsymbol{*}$ | - Executes subroutine program Pn from within designated program name when input condition is met. ( S 1 to Sn are arguments sent to subroutine program.$n \leqq 5 \text { ) }$ | $\square$ | $\begin{gathered} { }^{2} \\ 3 \\ + \\ + \\ n \end{gathered}$ |  | $\begin{array}{\|c} \hline \text { Page } \\ 395 \end{array}$ |
|  | ECALLP |  |  | $\uparrow$ |  |  |  |

*1: $\quad \mathrm{n}$ indicates number of arguments for subroutine program.
*2: $\quad n$ indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).
*3: $\quad$ The subset is effective only with the Universal model QCPU and LCPU.

| Category |  | Symbol | Processing Details | Execution Condition |  | ٓ 0 0 0 $\omega$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Subroutine program calls | EFCALL |  | - Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. $\mathrm{N} \leqq 5$ ) | $\square$ | $\begin{gathered} * 2 \\ 3 \\ + \\ \mathrm{n} \end{gathered}$ | - | $\begin{gathered} \text { Page } \\ 399 \end{gathered}$ |
|  | EFCALLP |  |  |  |  |  |  |
|  | XCALL | $-$XCALL Pn S1~Sn | - Executes subroutine program Pn when input condition is met. <br> - Performs non-execution processing of subroutine program Pn if input conditions have not been met. (S1 to Sn are arguments sent to subroutine program. $\mathrm{N} \leqq 5$ ) | $\square$ | $* 1$ 2 + n | - | $\begin{gathered} \text { Page } \\ 404 \end{gathered}$ |
| Select refresh | COM | $\square \mathrm{COM}$ | - Performs auto refresh of intelligent function modules, link refresh, auto refresh of CPU shared memory, and communications with peripherals. |  | 1 | - | $\begin{gathered} \text { Page } \\ 407 \end{gathered}$ |
|  | CCOM | $\square \mathrm{CCOM}$ | - Performs auto refresh of intelligent function modules, auto refresh of CPU shared memory, and communications with peripherals after the input conditions are met. |  | 1 | - | $\begin{gathered} \text { Page } \\ 412 \end{gathered}$ |
|  | CCOMP | CCOMP |  |  | 1 | - | $\begin{gathered} \text { Page } \\ 409 \end{gathered}$ |
| Fixed indexing | IX IXEND | Device indexing ladder <br> IXEND | - Perform indexing for individual devices used in device indexing ladder. |  | 2 1 | - <br> - | $\begin{gathered} \text { Page } \\ 413 \end{gathered}$ |
|  | IXDEV | IXDEV | - Stores indexing value used for indexing performed between the IX and$\square$ IXEND to the device designated by $D$ or later. |  | 1 | - | $\begin{gathered} \text { Page } \\ 416 \end{gathered}$ |
|  | IXSET |  |  |  | 3 | - |  |

*1: $\quad \mathrm{n}$ indicates number of arguments for subroutine program.
*2: $\quad \mathrm{n}$ indicates the total of the number of arguments used in the subroutine program and the number of program name steps. The number of program name steps is calculated as "number of characters in the program/2" (decimal fraction is rounded up).

### 2.5.7 Data table operation instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition | Number of Basic Steps | $\begin{aligned} & \stackrel{\rightharpoonup}{\stackrel{\rightharpoonup}{0}} \\ & 0 \\ & \stackrel{0}{\omega} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data table processing | FIFW <br> FIFWP | FIFW <br>  |  |  | 3 | - | $\begin{gathered} \text { Page } \\ 418 \end{gathered}$ |
|  | FIFR | FIFR <br>  | (S) |  | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 419 \end{array}$ |
|  | FPOP | FPOP <br>  |  |  | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 421 \end{array}$ |
|  | FDEL <br> FDELP | FDEL S D n <br> - FDELP |  |  | 4 | - | Page |
|  | FINS <br> FINSP | - FINS <br>  |  |  | 4 | - | 423 |

### 2.5.8 Buffer memory access instructions

| Category | $\overline{0}$ <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 | Symbol |  |  | Processing Details | Execution <br> Condition |  | \# 0 0 0 $\vdots$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data read | FROM | FROM | n1 n 2 | D n 3 - | - Reads data in 16-bit units from an intelligent function module. | $\square$ | 5 | - | $\begin{array}{\|c} \text { Page } \\ 426 \end{array}$ |
|  | FROMP | FROMP | n1 n 2 | D $\mathrm{n} 3-1$ |  | - |  |  |  |
|  | DFRO | DFRO | n1 n 2 | D n 3 - | - Reads data in 32-bit units from an intelligent function module. | $\square$ | 5 | - |  |
|  | DFROP | DFROP | n1 n 2 | D n 3 - |  | $\uparrow$ |  |  |  |
| Data write | TO | -TO | n1 n 2 | S n3 - | - Writes data in 16-bit units to an intelligent function module. | $\square$ | 5 | - | $\begin{gathered} \text { Page } \\ 428 \end{gathered}$ |
|  | TOP | TOP | n1 n 2 | S n 3 H |  | 个 |  |  |  |
|  | DTO | - DTO | n1 $\mathrm{n} 2 \mid$ | S n 3 H | - Writes data in 32-bit units to an intelligent function module. | $\square$ | 5 | - |  |
|  | DTOP | $\begin{array}{\|l\|l\|l\|l\|l\|} \hline \text { DTOP } & \mathrm{n} 1 & \mathrm{n} 2 & \mathrm{~S} & \mathrm{n} 3 \\ \hline \end{array}$ |  |  |  | $\uparrow$ |  |  |  |

### 2.5.9 Display instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | + |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ASCII print | PR | * When SM701 is OFF <br> PR S D | - Outputs ASCII code of 8 points (16 characters) from device designated by (S) to output module. | $\uparrow$ | 3 | - | $\begin{array}{\|c} \hline \text { Page } \\ 432 \end{array}$ |
|  | PR | *When SM701 is ONPR S D | - Outputs ASCII code from device designated by $(\mathrm{S})$ to $00_{\mathrm{H}}$ to output module. |  |  |  |  |
|  | PRC | $\begin{array}{\|l\|l\|l\|} \hline \text { PRC } & S & D \\ \hline \end{array}$ | - Converts comments from device designated by (S) to ASCII code and outputs to output module. |  |  |  | $\begin{gathered} \text { Page } \\ 434 \end{gathered}$ |
| Reset | LEDR | ```LEDR``` | - Resets annunciator and LED indicator display. | $\uparrow$ | 1 | - | $\begin{gathered} \text { Page } \\ 437 \end{gathered}$ |

### 2.5.10 Debugging and failure diagnosis instructions

| Category |  | Symbol | Processing Details | Execution Condition | Number of Basic Steps |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Checks | CHKST | CHKST | - The CHK instruction is executed when CHKST is executable. <br> - Jumps to the step following the CHK instruction when CHKST is in a non-executable status. |  | 1 | - | $\begin{gathered} \text { Page } \\ 440 \end{gathered}$ |
|  | CHK |  | - During normal conditions $\rightarrow$ SM80 : <br> OFF, SD80 : 0 <br> - During abnormal conditions $\rightarrow$ SM80 : ON, SD80 : Failure No. |  |  |  |  |
|  | CHKCIR | CHKCIR | - Starts update in ladder pattern being checked by the CHK instruction. |  | 1 | - | $\begin{gathered} \text { Page } \\ 444 \end{gathered}$ |
|  | CHKEND | CHKEND | - Ends update in ladder pattern being checked by the CHK instruction. |  |  |  |  |

### 2.5.11 Character string processing instructions




| Category |  | Symbol | Processing Details | Execution Condition | Number of Basic Steps |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIN <br> $\downarrow$ <br> Decimal <br> character <br> string | STR <br> STRP | -STR S1 S2 D <br> -STRP S1 S2 | - Converts a 1-word BIN value designated by (S2) to a decimal character string with the total number of digits and the number of decimal fraction digits designated by (S1) and stores them at a device designated by (D). |  | 4 | - | $\begin{array}{\|c} \text { Page } \\ 465 \end{array}$ |
|  | DSTR <br> DSTRP |  | - Converts a 2-word BIN value designated by (S2) to a decimal character string with the total number of digits and the number of decimal fraction digits designated by (S1) and stores them at a device designated by (D). |  | 4 | - |  |
| Decimal character | VAL VALP | -VAL S D1 1 D2 <br> - VALP | - Converts a character string including decimal point designated by (S) to a 1-word BIN value and the number of decimal fraction digits, and stores them into devices designated by (D1) and (D2). |  | 4 | - | $\begin{gathered} \text { Page } \\ 469 \end{gathered}$ |
| BIN | DVAL <br> DVALP | -DVAL S D 1 D 2 <br> - DVALP <br> S | - Converts a character string including decimal point designated by (S) to a 2-word BIN value and the number of decimal fraction digits, and stores them into devices designated by (D1) and (D2). |  | 4 | - |  |
| Floating decimal point $\downarrow$ Character string | ESTR | -ESTR S1 S2 D-ESTRP S1 S2 D | - Converts the 32-bit floating decimal point data designated by (S) to a character string, and stores it in devices designated by (D). |  | 4 | - | $\begin{gathered} \text { Page } \\ 472 \end{gathered}$ |
| Character string $\downarrow$ Floating decimal point | EVAL EVALP | - EVAL S D | - Converts the character string designated by (S) to a 32-bit floating decimal point data, and stores it in devices designated by (D). |  | 3 | - | $\begin{gathered} \text { Page } \\ 477 \end{gathered}$ |
| Hexadecimal BIN $\downarrow$ ASCII | ASC <br> ASCP | - ASC S D n | - Converts the 1-word BIN value at the device numbers designated by (S) to hexadecimal ASCII, and stores $n$ characters of them at the device numbers designated by (D) and after. |  | 4 | - | $\begin{gathered} \text { Page } \\ 481 \end{gathered}$ |
| ASCII <br> Hexadecimal BIN | HEX HEXP | HEX S D n <br>     <br> - HEXP S D n | - Converts $n$ hexadecimal ASCII characters of the device numbers designated by (S) and after to BIN values, and stores them at the device numbers designated by (D). |  | 4 | - | $\begin{gathered} \text { Page } \\ 483 \end{gathered}$ |


| Category | $\overline{0}$ <br> E <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 | Symbol | Processing Details | Execution <br> Condition | Number of Basic Steps | $\pm$ $\pm$ 0 0 $\vdots$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Character string | RIGHT | RIGHT S D n | - Stores n characters from the end of a character string designated by (S) at the device designated by (D). | $\square$ | 4 | - | $\begin{gathered} \text { Page } \\ 485 \end{gathered}$ |
|  | RIGHTP | RIGHTP S D n |  |  |  |  |  |
|  | LEFT | LEFT S D n | - Stores n characters from the beginning of a character string designated by $(\mathrm{S})$ at the device designated by (D). |  |  |  |  |
|  | LEFTP | LEFTP S D n |  |  |  |  |  |
|  | MIDR | MIDR S1 D S2 | - Stores the designated number of characters in the character string designated by (S1) from the position designated by (S2) at the device designated by (D). | $\square$ | 4 | - | $\begin{gathered} \text { Page } \\ 487 \end{gathered}$ |
|  | MIDRP | MIDRP S 1 D S 2 |  |  |  |  |  |
|  | MIDW | MIDW S1 D S 2 | - Stores the character string of (S1) in the specified number to the character string of (D) at the position specified by (S2). | $\square$ |  |  |  |
|  | MIDWP | MIDWP S1 D S 2 |  |  |  |  |  |
|  | INSTR | INSTR S1 S2 D n | - Searches character string (S1) from the nth character of character string (S2), and stores matched positions at (D). | $\square$ | 5 | - | $\begin{gathered} \text { Page } \\ 491 \end{gathered}$ |
|  | INSTRP | INSTRP S1 S2 D n |  |  |  |  |  |
|  | STRINS | STRINS S D n | - Inserts the character string data specified by (S) to the (n)th character (insert position) from the initial character string data specified by (D). |  | 4 | - | $\begin{gathered} \text { Page } \\ 492 \end{gathered}$ |
|  | STRINSP | STRINSP S D n |  |  |  |  |  |
|  | STRDEL | STRDEL D n 1 n 2 | - Deletes the ( n 2 ) characters data specified by (D) starting from the device(insert position) specified by n 1 . | $\square$ | 4 | - | $\begin{gathered} \text { Page } \\ 494 \end{gathered}$ |
|  | STRDELP | STRDELP D n 1 n 2 |  |  |  |  |  |
| Floating decimal point $\downarrow$ BCD | EMOD | EMOD S1 S2 D | - Converts 32-bit floating decimal point data (S1) to BCD data with number of decimal fraction digits designated by (S2), and stores at device designated by (D). |  | 4 | - | $\begin{gathered} \text { Page } \\ 496 \end{gathered}$ |
|  | EMODP | EMODP S1 S2 D |  | $\uparrow$ |  |  |  |
| BCD <br> $\downarrow$ <br> Floating decimal point | EREXP | EREXP S 1 S 2 D | - Converts BCD data (S1) to 32-bit floating decimal point data with the number of decimal fraction digits designated by (S2), and stores at device designated by (D). |  | 4 | - | $\begin{gathered} \text { Page } \\ 498 \end{gathered}$ |
|  | EREXPP | EREXPP S 1 S 2 D |  | $\uparrow$ |  |  |  |

### 2.5.12 Special function instructions



| Category |  | Symbol | Processing Details | Execution <br> Condition |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Angles <br> $\uparrow$ <br> Radians <br> conversion | RAD RADP | RAD S D <br> RADP S D | $\cdot(\mathrm{S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ <br> Conversion from angles to radians |  | 3 | - | $\begin{gathered} \text { Page } \\ 519 \end{gathered}$ |
|  | RADD <br> RADDP | - RADD S D <br> - RADDP S D | $(\mathrm{S}+3, \mathrm{~S}+2, \mathrm{~S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})$ Conversion from angle to radian |  | 3 | - | $\begin{gathered} \text { Page } \\ 521 \end{gathered}$ |
|  | DEG | DEG S D <br> - DEGP S D | - $(\mathrm{S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ Conversion from radians to angles |  | 3 | - | $\begin{gathered} \text { Page } \\ 522 \end{gathered}$ |
|  | DEGD | DEGD S D <br> - DEGDP S D | $(S+3, S+2, S+1, S) \rightarrow(D+3, D+2, D+1, D)$ Conversion from radian to angle |  | 3 | - | $\begin{gathered} \text { Page } \\ 523 \end{gathered}$ |
| Square root | SQR <br> SQRP | SQR $S$ $D$ <br> SQRP $S$ $D$ | - $\sqrt{(S+1, S)} \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 3 | - | $\begin{gathered} \text { Page } \\ 527 \end{gathered}$ |
|  | SQRD <br> SQRDP | SQRD S D <br> - SQRDP S $D$ | $\sqrt{(S+3, S+2, S+1, S)} \rightarrow(D+3, D+2, D+1, D)$ |  | 3 | - | $\begin{gathered} \text { Page } \\ 529 \end{gathered}$ |
| Exponent operations | EXP | - EXP S D <br> - EXPP S D | $\cdot \mathrm{e}^{(\mathrm{S}+1, \mathrm{~S})} \longrightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\square}{\square}$ | 3 | - | $\begin{gathered} \text { Page } \\ 530 \end{gathered}$ |
|  | EXPD | EXPD S D <br> EXPDP S D | $\mathrm{e}^{(\mathrm{S}+3, \mathrm{~s}+2, \mathrm{~s}+1, \mathrm{~s}) \longrightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})}$ | $\frac{\square}{\square}$ | 3 | - | $\begin{gathered} \text { Page } \\ 532 \end{gathered}$ |
| Natural logarithms | LOG | LOG S D <br> LOGP S D | $\text { - } \log _{\mathrm{e}}(\mathrm{~S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 3 | - | $\begin{gathered} \text { Page } \\ 534 \end{gathered}$ |
|  | LOGD | LOGD S D <br> - LOGDP S D | $\log _{\mathrm{e}}(\mathrm{S}+3, \mathrm{~S}+2, \mathrm{~S}+1, \mathrm{~S}) \rightarrow(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})$ |  | 3 | - | $\begin{gathered} \text { Page } \\ 535 \end{gathered}$ |
| Expone ntiation | POW | - POW S1 S2 | - $(\mathrm{S} 1+1, \mathrm{~S} 1)^{(\mathrm{S} 2+1, \mathrm{~S} 2)} \longrightarrow(\mathrm{D}+1, \mathrm{D})$ |  | 4 | - | $\begin{gathered} \text { Page } \\ 537 \end{gathered}$ |
|  | POWD <br> POWDP | -POWD S1 S2 D-POWDP S1 S2 D | $\text { - }(\mathrm{S} 1+3, \mathrm{~S} 1+2, \mathrm{~S} 1+1, \mathrm{~S} 1)^{(\mathrm{S} 2+3, \mathrm{~S} 2+2, \mathrm{~S} 2+1, \mathrm{~S} 2)}(\mathrm{D}+3, \mathrm{D}+2, \mathrm{D}+1, \mathrm{D})$ |  | 4 | - | $\begin{gathered} \text { Page } \\ 538 \end{gathered}$ |
| Common logarithm | LOG10 <br> LOG10P | LOG10 S D | - $\log 10(\mathrm{~S}+1, \mathrm{~S}) \longrightarrow(\mathrm{D}+1, \mathrm{D})$ | $\frac{\square}{\square}$ | 3 | - | $\begin{gathered} \text { Page } \\ 537 \end{gathered}$ |
|  | LOG10D | LOG10D S D <br>    <br> LOG10DP S D | - $\log 10(S+3, S+2 S+1, S) \longrightarrow(D+3, D+2, D+1, D)$ |  | 3 | - | $\begin{gathered} \text { Page } \\ 538 \end{gathered}$ |



### 2.5.13 Data control instructions



| Category |  | Symbol | Processing Details | Execution Condition |  | 苟 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Point-bypoint coordinate data | SCL <br> SCLP | SCL S1 S2 D | - Executes scaling for the scaling conversion data (16-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up. |  | 4 | - | $\begin{array}{\|c} \text { Page } \\ 560 \end{array}$ |
|  | DSCL <br> DSCLP | DSCL S1 1 S 2 D | - Executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up. |  | 4 | - |  |
| X or Y <br> coordinate <br> data | SCL2 <br> SCL2P | SCL2 S1 1 S 2 D | - Executes scaling for the scaling conversion data (16-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up. |   | 4 | - | $\begin{array}{\|c} \text { Page } \\ 563 \end{array}$ |
|  | DSCL2 <br> DSCL2P | DSCL2 S1 $1 \mathrm{~S}^{\prime} \mathrm{D}$ | - Executes scaling for the scaling conversion data (32-bit data units) specified by (S2) with the input value specified by (S1), and then stores the result into the device specified by (D). The scaling conversion is executed based on the scaling conversion data stored in the device specified by (S2) and up. |  | 4 | - |  |

### 2.5.14 Switching instructions

| Category |  | Symbol | Processing Details | Execution <br> Condition |  | せ 0 0 0 $\omega$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Block number switching |  | RSET $S$ <br> RSETP $S$ | - Converts extension file register block number to number designated by (S). |  | 2 | - | $\begin{gathered} \text { Page } \\ 566 \end{gathered}$ |
| File set | QDRSET <br> QDRSETP | QDRSET File name <br> - QDRSETP File name | - Sets file names used as file registers. |  | *1 <br> 2 <br> + <br> + <br>  <br>  | - | $\begin{gathered} \text { Page } \\ 567 \end{gathered}$ |
|  | QCDSET | QCDSET File name | - Sets file names used as comment files. |  | *1 2 + + $n$ | - | $\begin{gathered} \text { Page } \\ 569 \end{gathered}$ |

*1: $\quad n$ ([number of file name characters] / 2) indicates a step. (Decimal fractions are rounded up.)

### 2.5.15 Clock instructions

| Category |  | Symbol | Processing Details | Execution Condition |  | せ 0 0 $\cdots$ $\omega$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read/write clock data | DATERD <br> DATERDP | DATERD D |  |  | 2 | - | $\begin{gathered} \text { Page } \\ 572 \end{gathered}$ |
|  | DATEWR <br> DATEWRP | DATEWR S <br> - DATEWRP S  |  |  | 2 | - | $\begin{gathered} \text { Page } \\ 573 \end{gathered}$ |
| Clock data addition/ subtraction | DATE+ DATE+P |  |  |  | 4 | - | $\begin{gathered} \text { Page } \\ 575 \end{gathered}$ |
|  | DATE- <br> DATE-P | -DATE- S 1 S 2 D <br> - DATE-P S 1 S 2 D | (S2) <br> -Hour <br> Mitnute <br> Sec.$\rightarrow$Hour <br> Mitnute <br> Sec. |  | 4 | - | $\begin{gathered} \text { Page } \\ 577 \end{gathered}$ |




### 2.5.16 Expansion clock instructions

| Category |  | Symbol | Processing Details | Execution Condition | Number of Basic Steps | $\begin{aligned} & \stackrel{\rightharpoonup}{\omega} \\ & \stackrel{\omega}{\omega} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading data of the expansion clock | S.DATERD SP.DATERD | - S.DATERD D <br> -SP.DATERD D |  |  | 6 | - | $\begin{array}{\|c} \text { Page } \\ 589 \end{array}$ |
| Adding or subtracting datavalues | S.DATE+ | - S.DATE + S1 S2 D SP.DATE+ S 1 S 2 D |  | $\frac{\sqrt{\square}}{\sqrt{4}}$ | 8 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 591 \end{array}$ |
| of the expansion clock | S.DATE- |  |  | $\frac{\sqrt{\square}}{\sqrt{5}}$ | 8 | - | $\begin{array}{\|c} \text { Page } \\ 594 \end{array}$ |

### 2.5.17 Program control instructions


*1: $n$ ([number of file name characters] / 2) indicates a step. (Decimal fractions are rounded up.)

### 2.5.18 Other instructions

| Category |  | Symbol | Processing Details | Execution Condition | 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 0 <br> 4 <br> 0 <br> $\vdots$ <br> 0 <br> 0 <br>  | Ш 0 0 0 $\omega$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WDT reset | WDT | WDT | - Resets watchdog timer during sequence program. | $\sqrt{\square}$ | 1 | - | $\begin{gathered} \text { Page } \\ 605 \end{gathered}$ |
|  | WDTP | WDTP |  | $\uparrow$ |  |  |  |
| Timing clock | DUTY | $-\begin{array}{l\|l\|l\|l\|} \hline \text { DUTY } & \mathrm{n} 1 & \mathrm{n} 2 & \mathrm{D} \\ \hline \end{array}$ |  |  | 4 | - | $\begin{gathered} \text { Page } \\ 606 \end{gathered}$ |
| Time check | TIMCHK | $-\begin{array}{\|l\|l\|l\|} \hline \text { TIMCHK } & \mathrm{S} 1\|\mathrm{~S} 2\| \mathrm{D} \\ \hline \end{array}$ | - Turns ON device specified by (D) if measured ON time of input condition is longer than preset time continuously. |  | 4 | - | $\begin{gathered} \text { Page } \\ 607 \end{gathered}$ |

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Category \&  \& Symbol \& Processing Details \& Execution Condition \& Number of Basic Steps \& せ
0
0

¢ \&  <br>
\hline \& ZRRDB

ZRRDBP \& \begin{tabular}{l}
$-\operatorname{ZRRDB}$ <br>
\hline \multicolumn{1}{|c|}{n} <br>
\hline

 \& 

0 \& Lower 8 bits <br>
1 \& Upper 8 bits <br>
2 \& Lower 8 bits <br>
3 \& Upper 8 bits <br>
$n$ \& 8 ZR1 <br>
$n$ \&

\end{tabular} \&  \& 3 \& - \& \[

$$
\begin{gathered}
\text { Page } \\
608
\end{gathered}
$$
\] <br>

\hline Direct read/write operations in 1byte units \& ZRWRB \& | ZRWRB |
| :--- |
| Z |
|  | \& (S) \&  \& 3 \& - \& \[

$$
\begin{gathered}
\text { Page } \\
609
\end{gathered}
$$
\] <br>

\hline \& | ADRSET |
| :--- |
| ADRSETP | \& | ADRSET | S | D |
| :--- | :--- | :--- | \& | (S) $\longrightarrow(\mathrm{D})$ |
| :--- |
| Indirect address of designated device |
| Device name | \&  \& 3 \& - \& \[

$$
\begin{gathered}
\text { Page } \\
611
\end{gathered}
$$
\] <br>

\hline Numerical key input from keyboard \& KEY \& | KEY | S | n | D 1 | D 2 |
| :--- | :--- | :--- | :--- | :--- | \& - Takes in ASCII data for 8 points of input unit designated by (S), converts to hexadecimal value following device number designated by (D1), and stores. \&  \& 5 \& - \& \[

$$
\begin{gathered}
\text { Page } \\
612
\end{gathered}
$$
\] <br>

\hline Batch save of index register \& ZPUSH \& | ZPUSH | D |
| :--- | :--- |
| ZPUSHP | D | \& - Saves the contents of index registers to a location starting from the device designated by (D). \&  \& \& \& Page <br>


\hline Batch recovery of index register \& ZPOP \& | ZPOP | D |
| :--- | :--- |
| - ZPOPP | D | \& - Reads the data stored in the location starting from the device designated by (D) to index registers. \&  \& 2 \& - \& 616 <br>


\hline Reading module information \& | UNIRD |
| :--- |
| UNIRDP | \& $\left.$| UNIRD n 1 D n 2 |
| :--- |
| - UNIRDP |
| n 1 | D \right\rvert\, $\mathrm{n} 2-1$. \& - Reads the module information stored in the area starting from the I/O No. designated by ( $n$ ) by the points designated by ( n 2 ), and stores it in the area starting from the device designated by (D). \&  \& 4 \& - \& \[

$$
\begin{gathered}
\text { Page } \\
618
\end{gathered}
$$
\] <br>

\hline Module model name read \& | TYPERD |
| :--- |
| TYPERDP | \& | TYPERD | n | D |
| :--- | :--- | :--- | \& - Reads the module model name of the head I/O No. designated by ( n ) and stores it in the area starting from the device designated by (D). \&  \& 3 \& - \& \[

$$
\begin{gathered}
\text { Page } \\
622
\end{gathered}
$$
\] <br>

\hline Trace set \& TRACE \& TRACE \& - Stores the trace data set with peripheral device by the number of times set when SM800, SM801 and SM802 turn on, to the sampling trace file. \&  \& 1 \& - \& $$
\begin{gathered}
\text { Page } \\
626
\end{gathered}
$$ <br>

\hline Trace reset \& TRACER \& TRACER \& - Resets the data set the TRACE instruction. \&  \& 1 \& - \& <br>

\hline Writing data to the designated file \& SP.FWRITE \&  \& - Writes data to the designated file. \&  \& 11 \& - \& $$
\begin{gathered}
\text { Page } \\
628
\end{gathered}
$$ <br>

\hline Reading data from designated file \& SP.FREAD \& | SP.FREAD | O | So | Do | S1 | S2 | D1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | \& - Reads data from the designated file. \&  \& 11 \& - \& \[

$$
\begin{gathered}
\text { Page } \\
638
\end{gathered}
$$
\] <br>

\hline Writing data to standard ROM \& S.DEVST \& | SP.DEVST | n 1 | S | n 2 | D |
| :--- | :--- | :--- | :--- | :--- | \& - Writes data to the device data storage file in the standard ROM. \&  \& 9 \& - \& \[

$$
\begin{gathered}
\text { Page } \\
649
\end{gathered}
$$
\] <br>

\hline
\end{tabular}

| Category |  | Symbol | Processing Details | Execution <br> Condition | Number of Basic Steps | 芴 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reading data from standard ROM | S.DEVLD SP.DEVLD | - S.DEVLD $\mathrm{n} 1 \mid$ | - Reads data from the device data storage file in the standard ROM. |  | 8 | - | $\begin{gathered} \text { Page } \\ 651 \end{gathered}$ |
| Loading program from memory | PLOADP | $\begin{array}{\|l\|l\|l\|} \hline \text { PLOADP } & \mathrm{S} & \mathrm{D} \\ \hline \end{array}$ | - Transfers the program stored in a memory card or standard memory (other than drive 0 ) to drive 0 and places the program in standby status. |  | 3 | - | $\begin{gathered} \text { Page } \\ 652 \end{gathered}$ |
| Unloading program from program memory | PUNLOADP | -PUNLOADP S - D - | - Deletes the standby program stored in standard memory (drive 0). |  | 3 | - | $\begin{gathered} \text { Page } \\ 654 \end{gathered}$ |
| Load <br> Unload | PSWAPP | $\begin{array}{\|l\|l\|l\|l\|} \hline \text { PSWAPP } & \text { S1 } & \text { S2 } & \mathrm{D} \\ \hline \end{array}$ | - Deletes standby program stored in standard memory (drive 0) designated by (S1). Then, transfers the program stored in a memory card or standard memory (other than drive 0 ) designated by (S2) to drive 0 and places it in standby status. | $\uparrow$ | 4 | - | $\begin{gathered} \text { Page } \\ 656 \end{gathered}$ |
| High-speed block transfer of file register | RBMOV RBMOVP | $\begin{aligned} & \hline \text { RBMOV } \\ & \hline \\ & \hline \end{aligned}\left\|\begin{array}{l} \text { D } \end{array} \mathrm{n}\right\|-\left\lvert\, \begin{array}{\|l\|l\|l\|l\|} \hline \text { RBMOVP } & \mathrm{S} & \mathrm{D} & \mathrm{n} \\ \hline \end{array}\right.$ | - Transfers $n$ points of 16-bit data from the device designated by $(\mathrm{S})$ to the devices of $n$ points starting from the one designated by (D). | $\frac{\boxed{\square}}{\boxed{4}}$ | 4 | - | $\begin{gathered} \text { Page } \\ 658 \end{gathered}$ |
| User message | UMSG | - UMSG $\quad$ S | - Displays the specified character strings on the display unit as a user message. |  | 2 | - | $\begin{gathered} \text { Page } \\ 662 \end{gathered}$ |

### 2.6 Instructions for Data Link

### 2.6.1 Instructions for Network refresh

| Category |  | Symbol | Processing Details | Execution Condition |  | - |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Link <br> instruction: <br> Network <br> refresh | s.ZCOM | - S.ZCOM Jn | Refreshes the designated network. |  | 5 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 665 \end{array}$ |
|  | SP.ZCOM | - SP.ZCOM Jn - |  | $\uparrow$ |  |  |  |
|  | S.ZCOM | -S.ZCOM Un |  |  |  |  |  |
|  | SP.ZCOM | - SP.ZCOM Un- |  | $\uparrow$ |  |  |  |

### 2.6.2 Instructions for Reading/Writing Routing Information



### 2.7.1 Instructions for Writing to the CPU Shared Memory of Host CPU



### 2.7.2 Instructions for Reading from the CPU Shared Memory of Another CPU

| Category |  | Symbol |  | Processing Details | Execution Condition |  | $\begin{aligned} & \stackrel{\rightharpoonup}{\stackrel{\omega}{0}} \\ & \stackrel{0}{0} \\ & \stackrel{\rightharpoonup}{\omega} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read from other CPU shared memory | FROM | FROM | n 1 n 2 D n 3 H | - Reads device data from the other CPU shared memories, and stores the data in the host station. |  | 5 | - | $\begin{array}{\|l\|} \hline \text { Page } \\ 681 \\ \hline \end{array}$ |
|  | FROMP | -FROMP | n1 n 2 D D n 3 H |  | $\uparrow$ |  |  |  |
|  | DFRO | -DFRO | n1 n 2 D D 3 H | - Reads device data from the other CPU shared memories in 32-bit units, and stores the data in the host station. |  | 5 | - |  |
|  | DFROP | -DFROP | $\mathrm{n} 1 \mathrm{n} 2\|\mathrm{D}\| \mathrm{n} 3\|\mid$ |  |  |  |  |  |

### 2.8.1 Instructions for Multiple CPU high-speed transmission

| Category |  | Symbol | Processing Details | Execution Condition |  | 浐 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Writing <br> Devices to <br> Another <br> CPU | D.DDWR <br> DP.DDWR |  | In multiple CPU system, data stored in a device specified by host CPU (52) or later is stored by the number of write points specified by ([2) +1 ) into a device specified by another CPU ( n ) (①) ) or later |  | 10 10 | - | $\begin{gathered} \text { Page } \\ 696 \end{gathered}$ |
| Reading <br> Devices <br> from <br> Another <br> CPU | D.DDRD <br> DP.DDRD |  | In multiple CPU system, data stored in a device specified by another CPU ( n ) (01) or Irater is stored by the number of read points specified by (51) +1 ) into a device specified by host CPU (32) or late |  | 10 10 | - | $\begin{gathered} \text { Page } \\ 699 \end{gathered}$ |

### 2.9 Redundant system instructions (For Redundant CPU)

### 2.9.1 Instructions for Redundant system (For Redundant CPU)

| Category |  | Symbol | Processing Details | Execution Condition |  | $\begin{aligned} & \stackrel{\rightharpoonup}{0} \\ & 0 \\ & 0 \\ & \vdots \\ & \vec{\omega} \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| System switching | SP.CONT SW | $- \text { SP.CONTSW }$ | Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction. | $\uparrow$ | 8 | - | $\begin{array}{\|c\|} \hline \text { Page } \\ 703 \end{array}$ |

### 3.1 Configuration of Instructions

Most CPU module instructions consist of an instruction part and a device part.
Each part is used for the following purpose:

- Instruction part......indicates the function of the instruction.
- Device part $\qquad$ indicates the data that is to be used with the instruction.

The device part is classified into source data, destination data, and number of devices.
(1) Source (S)
(a) Source is the data used for operations.
(b) The following source types are available, depending on the designated device:

- Constant $\qquad$ Designates a numeric value to be used in the operation.
This is set when the program is created, and cannot be changed during the execution of the program.
Constants should be indexed when used as variable data.
- Bit devices and word devices $\qquad$ Designates the device that stores the data to be used in the operation. Data must be stored in the designated device until the operation is executed.
By changing the data stored in a designated device during program execution, the data to be used in the instruction can be changed.
(2) Destination (D)
(a) The destination stores the data after the operation has been conducted. However, some instructions require storing the data to be used in an operation at the destination prior to the operation execution.
Example An addition instruction involving BIN 16-bit data


Stores the data needed for operation before the actual operation.


Stores only the operation results.
(b) A device for the data storage must always be set to the destination.
(3) Number of devices and number of transfers (n)
(a) The number of devices and number of transfers designate the numbers of devices and transfers used by instructions involving multiple devices.
Example Block transfer instruction


Designates the number of transfers used by a BMOV instruction
(b) The number of devices or number of transfers can be set between 0 and 32767.

However, if the number is 0 , the instruction will be a no-operation instruction.

The following six types of data can be used with CPU module instructions.


### 3.2.1 Using bit data

Bit data is data used in one-bit units, such as for contacts or coils.
"Bit devices" and "Bit designated word devices" can be used as bit data.
(1) When using bit devices

Bit devices are designated in one-point units.

(2) Using word devices
(a) Word devices enable the use of a designated bit number $1 / 0$ as bit data by the designation of that bit number.

(b) Word device bit designation is done by designating " Word device. Bit No. ${ }^{\text {. }}$. (Designation of bit numbers is done in hexadecimal.)
For example, bit 5 (b5) of D0 is designated as D0.5, and bit 10 (b10) of D0 is designated as D0.A. However, there can be no bit designation for timers (T), retentive timers (ST), counters (C) or index register (Z). (Example Z0.0 is not available).


### 3.2.2 Using word (16 bits) data

Word data is 16-bit numeric data used by basic instructions and application instructions.
The following two types of word data can be used with CPU module:

- Decimal constants $\qquad$ K-32768 to K32767
- Hexadecimal constants. ...H0000 to HFFFF

Word devices and bit devices designated by digit can be used as word data.
For direct access input (DX) and direct access output (DY), word data cannot be designated by digit. (For details of direct access input and direct access output, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).
(1) When Using Bit Devices
(a) Bit devices can deal with word data when digits are designated.

Digit designation of bit devices is done by designating " Number of digits Head number of bit device ".
Digit designation of bit devices can be done in 4-point (4-bit) units, and designation can be made for K1 to K4.
(For link direct devices, designation is done by $" J$ $\square$ Network No. Number of digits

Head number of bit device
When X100 to X10F are designated for Network No.2, it is done by J2\K4X100).
For example, if XO is designated for digit designation, the following points would be designated:

- K1X0.........The 4 points X0 to X3 are designated.
- K2X0.........The 8 points X0 to $\mathrm{X7}$ are designated.
- K3X0.........The 12 points X0 to XB are designated.
- K4X0.........The 16 points X0 to XF are designated.


Fig 3.1 Digit Designation Setting Range for 16-Bit Instruction
(b) In cases where digit designation has been made at the source ( S ), the numeric values shown in the following Table are those which can be dealt with as source data.

| Number of Digits Designated | With 16-Bit Instruction |
| :--- | :---: |
| K1 (4 points) | 0 to 15 |
| K2 (8 points) | 0 to 255 |
| K3 (12 points) | 0 to 4095 |
| K4 (16 points) | -32768 to 32767 |

(c) When destination (D) data is a word device

The word device for the destination becomes 0 following the bit designated by digit designation at the source.


Fig 3.2 Ladder Example and Processing Conducted
(d) In cases where digit designation is made at the destination (D), the number of points designated are used as the destination.

Bit devices below the number of points designated as digits do not change.

(2) Using word devices

Word devices are designated in 1-point (16 bits) units.


## Point ${ }^{8}$

1. When digit designation processing is conducted, a random value can be used for the bit device initial device number.
2. Digit designation cannot be made for the direct access I/O (DX, DY).

### 3.2.3 Using double word data (32 bits)

Double word data is 32-bit numerical data used by basic instructions and application instructions.
The two types of double word data that can be dealt with by CPU module are as follows:

- Decimal constants. $\qquad$ K-2147483648 to K2147483647
- Hexadecimal constants. ...H00000000 to HFFFFFFFF
Word devices and bit devices designated by digit designation can be used as double word data.
For direct access input (DX) and direct access output (DY), designation of double word data is not possible by digit designation.
(1) When Using Bit Devices
(a) Digit designation can be used to enable a bit device to deal with double word data.

Digit designation of bit devices is done by designating
" Number of digits Head number of bit device ". For link direct devices, designation is done by JJ Network No. $\backslash$ Number of digits Head number of bit device l . When X100 to X11F are designated for Network No.2, it is done by J2\K8X100. Digit designation of bit devices can be done in 4-point (4-bit) units, and designation can be made for K 1 to K 8 . For example, if X0 is designated for digit designation, the following points would be designated:

- K1X0.......The 4 points X0 to X 3 are designated. - K5X0.......The 20 points X0 to X13 are designated.
- K2X0.......The 8 points X0 to $\mathrm{X7}$ are designated.
- K6X0.......The 24 points X0 to X17 are designated.
- K3X0.......The 12 points X0 to XB are designated.
- K7X0.......The 28 points X0 to X1B are designated.
- K4X0.......The 16 points X0 to XF are designated. - K8X0.......The 32 points X0 to X1F are designated.


Fig 3.4 Digit Designation Setting Range for 32-Bit Instructions
(b) In cases where digit designation has been made at the source (S), the numeric values shown in the following Table are those which can be dealt with as source data.

| Number of Digits Designated | With 32 Bit Instructions | Number of Digits Designated | With 32 Bit Instructions |
| :--- | :---: | :--- | :---: |
| K1 (4 points) | 0 to 15 | K5 (20 points $)$ | 0 to 1048575 |
| K2 (8 points) | 0 to 255 | K6 $(24$ points $)$ | 0 to 16777215 |
| K3 (12 points) | 0 to 4095 | K7 $(28$ points $)$ | 0 to 268435455 |
| K4 (16 points) | 0 to 65535 | K8 (32 points $)$ | -2147483648 to 2147483647 |

(c) When destination (D) data is a word device

The word device for the destination becomes 0 following the bit designated by digit designation at the source.


Fig 3.5 Ladder Example and Processing Conducted
(d) In cases where digit designation is made at the destination (D), the number of points designated are used as the destination. Bit devices below the number of points designated as digits do not change.


Fig 3.6 Ladder Example and Processing Conducted

## Point ${ }^{\circ}$

1. When digit designation processing is conducted, a random value can be used for the bit device initial device number.
2. Digit designation cannot be made for the direct access I/O (DX, DY).
(2) Using word devices

A word device designates devices used by the lower 16 bits of data. A 32-bit instruction uses (designation device number) and (designation device number + 1).
[PMOV K100
Designation of 2 points of
word devices D0 and D1 (32 bits)
32-bit data transfer instruction

### 3.2.4 Using real number data

Real number data is floating decimal point data used with basic instructions and application instructions.
Only word devices are capable of storing real number data.
(1) Single-precision floating-point data

Instructions which deal with single-precision floating-point data designate devices which are used for the lower 16 bits of data.

Single-precision floating-point data are stored in the 32 bits which make up (designated device number) and (designated device number + 1 ).


## Remark

In sequence programs, floating decimal point data are designated by E.......

Single-precision floating-point data uses two word devices and is expressed in the following manner:
[Sign] 1. [Mantissa part] $\times 2$ [Exponent part]
The bit configuration and meaning of the internal representation of single-precision floating-point data is as follows:


- Sign The sign is represented at b31.

0: Positive
1: Negative

- Exponent part The n of 2 n is represented from b23 to b30. Depending on the BIN value of b23 to b30, the value of $n$ is as follows:

| b23 to b30 | FFH | FEн | FDh | S | 81 | 80 | 7FH | 7Ен |  | 02 | 01 | 00 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | Not used | 127 | 126 |  | 2 | 1 | 0 | -1 | ) | -125 | -126 | Not used |

- Variable part The 23 bits from b0 to b22, represents the $\mathrm{XXXXXX} \ldots$ at binary 1.XXXXXX...
(2) Double-precision floating-point data

Instructions which deal with double-precision floating-point datadesignate devices which are used for the lower 16 bits of data.

Double-precision floating-point data are stored in the 64 bits which make up (designated device number) to (designated device number + 3).

[^0]In sequence programs, floating decimal point data are designated by E.--....

Double-precision floating-point data uses four word devices and is expressed in the following manner:
[Sign] 1. [Mantissa part] $\times 2$ [Exponent part]
The bit configuration and meaning of the internal representation of double-precision floating-point data is as follows:


- Sign The sign is represented at b63.

0: Positive
1: Negative

- Exponent part The n of 2 n is represented from b52 to b62.

Depending on the BIN value of b52 to b62, the value of $n$ is as follows:

| b52 to b62 | 7FFH | 7FEн | 7FDh | S | 400H | 3FFH | 3FEн | 3FDh | 3FCH | ) | 02H | 01н | OOH |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| n | Not used | 1023 | 1022 | $32$ | 2 | 1 | 0 | -1 | -2 |  | -1021 | -1022 | Not used |

- Variable part The 52 bits from b0 to b51, represents the $X X X X X X \ldots$ at binary $1 . X X X X X X \ldots$


## Point ${ }^{\circ}$

1. The CPU module floating decimal point data can be monitored using the monitoring function of a peripheral device.
2. When floating-point data is used to express 0 , all data in the following range are turned to 0 .
(a) Single-precision floating-point data: b0 to b31
(b) Double-precision floating-point data: b0 to b63
3. The setting range of floating decimal point data is as follows. *1
(a) Single-precision floating-point data $-2^{128}<$ Device data $\leqq-2^{-126}, 0,2^{-126} \leqq$ Device data $<2^{128}$
(b) Double-precision floating-point data $-2^{1024}<$ Device data $\leqq-2^{-1022}, 0,2^{-1022} \leqq$ Device data $<2^{1024}$
4. Do not specify -0 in floating-point data (only when the most significant bit of the floating-point real number is 1 ). (An operation error will occur if floating-point operation is performed with -0.)
When -0 is specified, the following CPU module internally converts the value to 0 to perform a floating-point operation. Therefore an operation error does not occur.

- The High Performance model QCPU with the internal processing set to "double precision". *2(Double precision is set by default for the floating-point operation processing.)
When -0 is specified, the following CPU module performs a floating-point operation with -0 , keeping its processing speed. Therefore an operation error occurs.
- Basic model QCPU *3
- High Performance model QCPU where internal operation is set to single precision *2
- Process CPU
- Redundant CPU
- Universal model QCPU
- LCPU
*1: For operations when a real number is out of range and operations when an invalid value is input, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn $(\mathrm{H}) / \mathrm{QnPH} / \mathrm{QnPRHCPU}$ User's Manual (Function Explanation, Program Fundamentals).
*2: Switch between single precision and double precision of the internal operation of floating-point operation in the PLC system of the PLC parameter dialog box. For the single precision and double precision of floating-point operation, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).
*3: The Basic model QCPU can perform floating-point operation if its first five digits of serial No. are " 04122 or later".


### 3.2.5 Using character string data

Character string data is character data used by basic instructions and application instructions.
The target ranges from the designated character to the NULL code $\left(00_{H}\right)$ that indicates the end of the character string.
(1) When designated character is the NULL code

One word is used to store the NULL code.

(2) When character string is even

Uses (number of characters/2 +1) words, and stores character string and NULL code.
For example, if "ABCD" is transferred to D0, the character string ABCD is stored at D0 and D1, and the NULL code is stored at D2. (The NULL code is stored as the last one word.)

(3) When number of characters is odd

Uses (number of characters/2) words (rounds up decimal fractions) and stores the character string and NULL code. For example, if "ABCDE" is transferred to devices starting from D0, the character string (ABCDE) and the NULL code are stored from D0 to D2. (The NULL code is stored into the upper 8 bits of the last one word.)

(1) Overview of indexing
(a) Indexing is an indirect setting made by using an index register.

When an Indexing is used in a sequence program, the device to be used will become the device number specified directly plus the contents of the index register.
For example, if D 2 Z 2 has been specified, the specified device is calculated as follows: $\mathrm{D}(2+3)=\mathrm{D} 5$ and the content of $Z 2$ is 3 become the specified device.
(b) Indexing with 32-bit index registers in addition to 16-bit index registers is available with the Universal model QCPU and LCPU.
(2) Indexing with 16-bit index registers
(a) Example of indexing

Each index register can be set between -32768 and 32767 .
Indexing is performed in the way shown below:

(b) Devices to which indexing can be used

With the exception of the restrictions noted below, Indexing can be used with devices used with contacts, coils, basic instructions, and application instructions.

1) Devices to which indexing can not be used

| Device | Meaning |
| :--- | :--- |
| E | Floating decimal point data |
| $\$$ | Character string data |
|  | Bit designated for word device |
| FX, FY, FD | Function devices |
| P | Pointers used as labels |
| I | Interrupt pointers used as labels |
| Z | Index register |
| S | Step relay |
| TR | SFC transfer devices*1 |
| BL | SFC block devices*1 |

*1: SFC transfer devices and SFC block devices are devices for SFC use.
Refer to the manual below for how to use these devices.

- MELSEC-Q / L / QnA Programming Manual (SFC)

2) Devices with limits for use with index registers

| Device | Meaning | Application Example |
| :---: | :---: | :---: |
| T | - Only Z0 and Z1 can be used for timer contacts and coils. | $\left\lvert\, \underset{\text { Tozo }}{\underset{H}{ }}\left\langle\begin{array}{l} \text { K100 } \\ \text { T1Z1 } \end{array}\right\rangle-1\right.$ |
| C | - Only Z0 and Z1 can be used for counter contacts and coils. | $\left\lvert\, \begin{array}{ll} \mathrm{Coz1} \\ \hdashline \mathrm{H} \end{array}\left\langle\begin{array}{l} \mathrm{K} 100 \\ \mathrm{C1z0} \end{array}\right\rangle-1\right.$ |

For timer and counter present values, there are no limits on index register numbers used.

(c) A case where Indexing has been performed, and the actual process device, would be as follows:
(When Z0 = 20 and Z1 = -5)

| Ladder Example | Actual Process Device |
| :---: | :---: |
|  |  |
|  |  |

Fig. 3.7 Ladder Example and Actual Process Device
(3) Indexing with 32-bit (Universal model QCPU (excluding Q00UJCPU) and LCPU)

A method of specifing index registers in indexing with 32-bit can be selected from the following two methods.

- Specifing the index registers' range used for indexing with 32-bit.
- Specifing the 32-bit indexing using "ZZ" specification.


## Point ${ }^{\circ}$

32-bit indexing with the "ZZ" specification is only available for the following CPU modules. See the programming tool operating manual for the available programming tools.

- The first five digits of the serial No. for $Q n U(D)(H) C P U$ is "10042" or higher. (excluding Q00UJCPU)
- QnUDE(H)CPU
- LCPU
(a) Example of specifing the range of index registers for use of 32-bit indexing.

1) Each index register can be set between -2147483648 and 2147483647 .

An example of indexing is shown below.

2) Specification method

For indexing with a 32-bit index register, specify the head number of an index register to be used on the Device tab of the $Q$ parameter setting screen.


GX Developer 8.68R or earlier


GX Deveioper 8.68W or later

Fig. 3.8 Setting windows for $Z R$ device indexing setting parameter

## Point ${ }^{\rho}$

When the head number of the index register used is changed on the Device tab of the $Q$ parameter setting screen, do not change the parameters only or do not write only the parameters into the programmable controller. Be sure to write the parameter into the programmable controller with the program.
When the parameter is forced to be written into the programmable controller, an error of CAN'T EXE. PRG. occurs. (Error code: 2500)
3) Device that indexing can be used

Indexing can be used only for the device shown below.

| Device | Meaning |
| :--- | :--- |
| ZR | Serial number access format file register |
| D | Extended data register (D) |
| W | Extended link register (W) |

4) Usable range of index registers

The following table shows the usable range of index registers for indexing with 32-bit index registers.
For indexing with 32-bit index registers, the specified index register $(\mathrm{Zn})$ and the next index register of the specified register $(Z n+1)$ are used. Be sure not to overlap index registers to be used.

| Setting Value | Index Registers to be Used | Setting Value | Index Registers to be Used |
| :---: | :---: | :---: | :---: |
| Z0 | Z0, Z1 | Z10 | Z10, Z11 |
| Z1 | Z1, Z2 | Z11 | Z11, Z12 |
| Z2 | Z2, Z3 | Z12 | Z12, Z13 |
| Z3 | Z3, Z4 | Z13 | Z13, Z14 |
| Z4 | Z4, Z5 | Z14 | Z14, Z15 |
| Z5 | Z5, Z6 | Z15 | Z15, Z16 |
| Z6 | Z6, Z7 | Z16 | Z16, Z17 |
| Z7 | Z7, Z8 | Z17 | Z17, Z18 |
| $Z 8$ | Z9, Z10 | Z18 | Z18, Z19 |
| $Z 9$ |  | Z19 | Cannot be specified |

5) An example of indexing and the actual process device are as follows.
(When Z0 (32-bit) $=100000$ and Z2 (16-bit) $=-20$ )

| Ladder Example | Actual Process Device |
| :---: | :---: |
|  | $\begin{aligned} & \left\|-\left[\begin{array}{lll} \text { Mov } & \text { ZR101000 } & \text { D10 } \end{array}\right]\right\| \\ & \text { Description } \\ & {\left[\begin{array}{ll} \text { ZR1000Z0 } & \text { ZR(1000+100000) } \\ \text { D30Z2 } & \cdots \cdots \end{array} \quad D(30-20)=D 10\right.} \end{aligned}$ |

Fig. 3.9 Ladder Example and Actual Process Device
(b) Example of specifing 32 -bit indexing with "ZZ" specification.

1) One index register can specify 32 -bit indexing by using " $Z Z$ " specification such as " $Z R O Z Z 4$ ".

The 32-bit indexing with "ZZ" specification is as follows.

|  | K100000 | Z4 | Stores 100000 at $\mathrm{Z4}$ and Z 5. |
| :---: | :---: | :---: | :---: |
|  | K100 | ZR0ZZ4 | Indexing ZR device with 32-bit index registers (Z4 and Z5) ZR ( $0+100000$ ) $=$ ZR100000 |

2) Specification method

To perform 32-bit indexing by using " $Z Z$ " specification, select "Use of $Z Z$ " in "Indexing Setting for $Z R$ Device" in PC parameter.

```
-Indexing setting of ZR device
32 bit Indexing
C UseZ \ after (0 to 18)
CUseZZ
```

Fig. 3.10 Setting window for indexing setting parameter for $Z R$ device
3) Device that indexing can be used

The following device is available for indexing.

| Device | Meaning |
| :--- | :--- |
| ZR | Serial number access format file register |
| D | Extended data register (D) |
| W | Extended link register (W) |

4）Usable range of index registers
The following table shows the usable range of index registers in 32－bit indexing used＂ZZ＂specification． The 32－bit indexing with＂ZZ＂specification is specified as the format ZRmZZn．
Specifying $Z R m Z Z n$ enables $Z n$ and $Z n+1$ of 32 －bit values to index the device number，$Z R m$ ，

| ＂ZZ＂specification＊1 | Index Registers Used | ＂ZZ＂specification＊1 | Index Registers Used |
| :---: | :---: | :---: | :---: |
| －－． C \％ | Z0，Z1 | 「．． Z Z10 | Z10，Z11 |
| －－ CZ 1 | Z1，Z2 | －． Z Z11 | Z11，Z12 |
| 「－̇ZZ2 | Z2，Z3 | 「うZZ12 | Z12，Z13 |
| －－iZZ3 | Z3，Z4 |  | Z13，Z14 |
| －．iZZ4 | Z4， Z 5 | 「． C Z14 | Z14，Z15 |
| －－． CZ \％ | Z5，Z6 | 「うZZ15 | Z15，Z16 |
| －－̇ZZ6 | Z6，Z7 | F－Z | Z16，Z17 |
| －－̇ZZ7 | Z7，Z8 | 「ZZ17 | Z17， $\mathrm{Z18}$ |
| －jZZ8 | Z8， 79 | 「ZZ18 | Z18，Z19 |
| －．iZZ9 | Z9，Z10 | 「．jZZ19 | Not available |

＊1：Refers to device name（ZR）for indexing target．
5）The 32－bit indexing used＂$Z Z$＂specification and the acutual processing device are as follows．
$($ ZO $(32$－bit $)=100000 . Z 2(16-$ bit $)=-20)$

| Ladder Example | Actual Process Device |
| :---: | :---: |
|  |  |

Fig．3．10 Ladder Example and Actual Process Device
6）Available functions for＂ZZ＂specification
The 32－bit indexing specification with＂ZZ＂specification applies in the following functions．

| No． | Function Name and Description |
| :---: | :--- |
| 1 | Specifing devices in program instruction |
| 2 | Monitoing device registrations |
| 3 | Testing devices execution type |
| 4 | Testing devices with conditions |
| 5 | Setting monitor conditions |
| 6 | Tracing sampling（Trace point（specifing devices），trace taget device） |
| 7 | Data logging function（Sampling interval（specifying devices），logging target data） |

## Point ${ }^{8}$

ZZn cannot be used alone as a device like＂DMOV K100000 ZZO＂．When setting values of index registers to specify 32－bit indexing with＂ZZ＂specification，set the value of Zn（Z0～Z19）．
ZZn alone cannot be input to each function．
(4) Index modification using extended data register (D) and extended link register (W) (Universal model QCPU (excluding Q00UJCPU) and LCPU)
Like index modification using data register (D) and link register (W) of internal user device, a device can be specified by index modification within the range of the extended data register ( $D$ ) and extended link register (W).


1) Index modification where the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W)

The specification of index modification where the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W) cannot be made. If doing so, an error occurs when the device range check is enabled at index modification (error code: 4101).

2) Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W)
Index modification where the device number crosses over the boundary among the file register (ZR), extended data register (D), and extended link register (W) will not cause an error.
However, an error occurs if the index modification result of file register (ZR), extended data register (D), and extended link register exceeds the file register range (error code: 4101).

(5) Other index modifications
(a) Bit data

Device numbers can be index modified when performing digit designation. However, Indexing is not possible by digit designation.

(b) Both I/O numbers and buffer memory number can be performed indexing with intelligent function module devices*1.

(c) Both network numbers and device numbers can be performed indexing with link direct devices*1.

$\rightarrow$ If $Z 1=2$ and $Z 2=8$, then $J(1+2) \backslash K 4 X(0+8)=J 3 \backslash K 4 X 8$
*1: For the intellingent function module device, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
(d) When indexing is used for multiple CPU shared devices*2, indexing for the head I/O numbers of CPU modules and indexing for the CPU shared memory address are automatically executed.

*2: For the multiple CPU shared device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
(e) Index modification using extended data register (D) and extended link register (W) by 32 bits (Universal model QCPU(except Q00UJCPU) and LCPU.)
Like index modification using file register (ZR), index modification using extended data register (D) and extended link register $(W)$ by 32 bits can be performed by the following two methods.

- Specifing the index registers' range used for indexing with 32-bit.
- Specifing the 32-bit indexing using "ZZ" specification.


## Point ${ }^{\circ}$

32-bit indexing with the "ZZ" specification is only available for the following CPU modules. See the programming tool operating manual for the available programming tools.

- The first five digits of the serial No. for QnU(D)(H)CPU is "10042" or higher. (except Q00UJCPU)
- QnUDE(H)CPU
- LCPU
(6) Cautions
(a) Performing indexing between the FOR and NEXT instructions

Pulses can be output between the FOR and NEXT instructions by use of the edge relay (V). However, pulse output using the PLS/PLF/pulse ( $\square \mathrm{P}$ ) instruction is not allowed.
[When edge relay is used]
(M0Z1 provides normal pulse output.)

| SM400 | K0 | Z1 |
| :---: | :---: | :---: |
|  | ${ }^{\text {[FOR }}$ | K10 |
| X0Z1 V0Z1 |  | (M0Z1 |
| SM400 | -INC | Z1 |

[When edge relay is not used]
(M0Z1 does not provide normal pulse output.)
$\left.\begin{array}{|llll|}\text { SM400 } & \text {-MOV } & \text { K0 } & \text { Z1 }\end{array}\right]$

## Remark

The ON/OFF data of X0Z1 is stored by the edge relay V0Z1.
For example, the ON/OFF data of X 0 is stored by V 0 , and that of X 1 by V 1 .
(b) Performing indexing with the CALL instruction

Pulses can be output with the CALL instruction by use of the edge relay (V). However, pulse output using the PLS/ PLF/pulse ( $\square \mathrm{P}$ ) instruction is not allowed.
[When edge relay is used]
(M0Z1 provides normal pulse output.)
[When edge relay is not used]
(M0Z1 does not provide normal pulse output.)

(c) Device range check during indexing

1) Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

Device range checks are not conducted during indexing.
Therefore, when the data after index modification exceed the user specified device range, the data is written to another device without causing an error.
(Note, however, that when the data after index modification is written to the device for system use exceeding the user specified device range, an error occurs. (Error code: 1103))
Take extra precaution when using indexing in programming.
2) Universal model QCPU and LCPU

The device range is checked for indexing.
With changing the settings of the PLC parameter, the device range is not checked.
(d) Changing indexing with 16-bit index register for indexing with 32-bit index register

For changing indexing with 16 -bit index register for indexing with 32-bit index register, check if the program has enough spaces for indexing.
For indexing with 32-bit index registers, the specified index register $(\mathrm{Zn})$ and the next index register of the specified register $(Z n+1)$ are used. Be sure not to overlap index registers to be used.
(1) Indirect Specification
(a) Indirect specification is a method that specifies address of the device to be used in a sequence program using two word devices (two points of word device). Use indirect specification as index modification when the index register is insufficient.

(b) Specify the device to be used for specifying the address as "@ + (word device number)". For example, when @D100 is specified, the device address will be the contents of D101 and D100.
(c) The address of the device specified indirectly can be confirmed with the ADRSET instruction. For the ADRSET instruction, refer to Page 611, Section 7.18.6.
(2) Indirect specification available devices

The following table shows that the CPU module devices can be specified indirectly.

| Device Type |  | Availability of Indirect Specification | Example of Indirect Specification |
| :---: | :---: | :---: | :---: |
| Internal user device | Bit device *1 | N/A | $\longrightarrow$ |
|  | Word device *1 | Available | - @D100 <br> - @D100Z2 *2 |
| Link direct device | Bit device *1 | N/A | $\longrightarrow$ |
|  | Word device *1 | Available*3 | -@J1IW10 <br> - @J1Z1IW10Z2 *2 |
| Intelligent function module device |  | Available*3 | - @U10IG0 <br> -@U10Z1IG0Z2 *2 |
| Index register |  | N/A | - |
| File register |  | Available | - @RO, @ZR20000 <br> - @R0Z1,@ZR20000Z1 *2 |
| Extended data register (D) |  | Available | -@D1000 |
| Extended link register (W) |  |  | -@W1000 |
| Nesting |  | N/A | - |
| Pointer |  |  | - |
| Constants |  |  | - |
| Other | SFC block device |  |  |
|  | SFC transition device |  |  |
|  | Network No. specification device |  |  |
|  | I/O No. specification device |  |  |
| *1: For the device names, refer to the QnUCPU Us |  | QnPRHCPU User's Manual (Function Explanation, Program Fundamentals) |  |
| *2: Indica | n index modification by an index | ter is performed. |  |
| *3: Indirec | ification is possible, but the addres | n not be written with the | RSET instruction. |

(3) Precautions
(a) The address for indirect specification uses two words. Therefore, to substitute indirect specification for index modification, the addition/subtraction of 32-bit data is required. The following is the ladder used for the address addition/subtraction of the device stored in D1 and D0 for indirect specification.
[To add "1" to the address of the device for indirect specification]

[To subtract "1" from the address of the device for indirect specification]

(b) Indirect specification of extended data register (D) and extended link register (W)

Indirect specification with indirect address can be performed in the extended data register (D) and extended link register (W).
Note that when indirect specification is performed to the extended data register (D) and data register (D) in internal device or to the extended link register (W) and link register (W) in internal device, the areas of the internal user device and extended data register (D) or extended link register $(\mathrm{W})$ are not treated as a sequence.


## 3.5

### 3.5.1 Subset Processing

Subset processing is used to place limits on bit devices used by basic instructions and application instructions in order to increase processing speed.

However, the instruction symbol does not change.
To shorten scans, run instructions under the conditions indicated below.
(1) Conditions which each device must meet for subset processing
(a) When using word data

| Device | Condition |
| :--- | :--- |
| Bit device | • Designates a bit device number in a factor of 16. |
|  | • Only K4 can be designated for digit designation. |
|  | • Does not perform indexing. |
| Word device | • Internal user device. |
|  | • File register (R, ZR ${ }^{* 4}$ ) |
|  | • Multiple CPU shared device ${ }^{* 1}, \star^{2}$ |
|  | • Index register $(Z) /$ Standard device register $(Z) * 3$ |
| Constants | • No limitations |

(b) When using double word data

| Device | Condition |
| :--- | :--- |
| Bit device | • Designates a bit device number in a factor of 16. |
|  | • Only K8 can be designated for digit designation. |
|  | • Does not perform indexing. |
| Word device | • Internal user device. |
|  | • File register $(R, Z R * 4)$ |
|  | • Multiple CPU shared device ${ }^{* 1}, \star^{2}$ |
|  | • Index register $(Z) /$ Standard device register $(Z) * 3$ |
| Constants | • No limitations |

(c) When using bit data

| Device | Condition |
| :--- | :--- |
| Bit device | • Internal user device (indexing possible) |
| Word device | • Bit specification of internal user device |
|  | • Bit specification of file register ( $\mathrm{R}, \mathrm{ZR}{ }^{* 4}$ ) |
|  | • Bit specification of multiple CPU shared device ${ }^{* 1},{ }^{* 2}$ |

*1: Only for Universal model QCPU
*2: Valid only for the multiple CPU high speed transmission area (from U3EnlG10000)
(Excluding the case that indexing is executed for the head I/O number of the CPU module (U3EnlG10000))
*3: Applies only to Universal model QCPU and LCPU.
*4: Applies only to Universal model QCPU (excluding Q00UJCPU) and LCPU.
(2) Instructions for which subset processing can be used

| Types of Instructions | Instruction Symbols |
| :---: | :---: |
| Contact instructions | LD,LDI,AND,ANI,OR,ORI,LDP,LDF,ANDP,ANDF,ORP,ORF,LDPI,ANDPI,ANDFI,ORPI,ORFI |
| Output instructions | OUT,SET,RST |
| Comparison operation instruction | $\cdots=,<>,<,<=,>,>=, \mathrm{D}=, \mathrm{D}<>, \mathrm{D}<, \mathrm{D}<=, \mathrm{D}>, \mathrm{D}>=$ |
| Arithmetic operation | $\begin{aligned} & \hline \cdot+,-, *, /, \text { INC,DEC,D+,D-, D*, D/,DINC,DDEC } \\ & \cdot \mathrm{B}+, \mathrm{B}-, \mathrm{B}^{*}, \mathrm{~B} /, \mathrm{E}+, \mathrm{E}-, \mathrm{E}^{*}, \mathrm{E} / \end{aligned}$ |
| Data conversion instructions | - BCD, BIN, DBCD, DBIN, FLT, DFLT, INT, DINT |
| Data transfer instruction | - MOV, DMOV, CML, DCML, XCH, DXCH <br> - FMOV, BMOV, EMOV |
| Program branch instruction | - CJ, SCJ, JMP |
| Logic operations | - WAND, DAND, WOR, DOR, WXOR, DXOR, WXNR, DXNR |
| Rotation instruction | - RCL, DRCL, RCR, DRCR, ROL, DROL, ROR, DROR |
| Shift instruction | - SFL, DSFL, SFR, DSFR |
| Data processing instructions | - SUM, SEG |
| Structure creation instructions | - FOR, CALL |

### 3.5.2 Operation processing with standard device registers (Z) (Universal model QCPU and LCPU only)

Operation processing time can be reduced with standard device registers ( $Z$ ).
The following shows an example program with standard device registers.


Operation processing time is reduced with the instructions that the subset processing is possible.
For the number of steps, refer to Page 110, Section 3.8.
For the operation time for each instruction, refer to Page 706, Appendix 1.

Because standard device registers are the same devices as index registers, do not use device numbers of the standard device registers for the index registers.

## Point ${ }^{P}$

Operation errors are returned in the following cases when executing basic instructions and application instructions with CPU module:

- An error listed on the explanatory page for the individual instruction occurred.
- When an intelligent function module device is used, no intelligent function module is installed at the specified I/O number position.
- When an intelligent function module device is used, the specified buffer memory address does not exist.
- The relevant network does not exist when using a link device.
- When a link device is used, no network module is installed at the specified I/O number position.
- When a multiple CPU shared device is used, a CPU module is not installed at the head I/O number position of the specified CPU module.
- When a multiple CPU shared device is used, the specified shared memory address does not exist.
- The setting of the device number crosses over the boundary between the internal user device and the extended data register (D) or extended link register (W).
(Universal model QCPU (excluding Q00UJCPU) and LCPU)


## Point ${ }^{\rho}$

If data is read from or written to a file register when no file register file is set in parameter or the file register file set in parameter is not found, the following occurs.
(1) For the High Performance model QCPU, Process CPU, and Redundant CPU

An error does not occur even when writing/reading to/from file register is performed. However, " $0_{\mathrm{H}}$ " is stored when reading from file register is performed.
(2) For the Universal model QCPU and LCPU

The OPERATION ERROR (error code:4101) occurs when writing/reading to/from file register is performed.
(1) Device range check

Device range checks for the devices used by basic instructions and application instructions in CPU module are as indicated below:
(a) Instructions for specified each device, including MOV and DMOV

1) For the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU The device range is not checked. In cases where the corresponding device range is exceeded, data is written to other devices. *1
For example, in a case where the data register has been allocated 12 k points, there will be no error even if it exceeds D12287.


Device range checks are not conducted also in cases where indexing is being performed. In cases where the corresponding device range is exceeded as the result of performing indexing, data is written to other devices. ${ }^{* 1}$
*1: For the assignment order of internal user devices, refer to this Section (c) Character string data.
2) Universal model QCPU and LCPU

The device range is checked. When the device number is outside the device range, an operation error occurs. For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.


The device range is checked even though indexing is executed.
With changing the settings of the PLC parameter, the device range is not checked.*2
*2: For changing the settings of the PLC parameter on GX Developer, refer to the following manual.

- QCPU User's Manual (Function Explanation, Program Fundamentals)
(b) Instructions for a block of devices, including BMOV and FMOV

1) For the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU The device range is checked.
When the device number is outside the device range, an operation error occurs.
For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.


Device range checks are also conducted when indexing is performed.
However, if indexing has been conducted, there will be no error returned if the initial device number exceeds the relevant device range.

2) Universal model QCPU and LCPU

The device range is checked.
When the device number is outside the device range, an operation error occurs.
For example, when 12 k points are assigned to a data register, an error occurs if the device number of the data register exceeds D12287.


The device range is checked even though indexing is executed.
An error occurs when the head device number of the devices with indexing exceeds the device range.


With changing the settings of the PLC parameter, the device range is not checked.*2
For changing the settings of the PLC parameter on GX Developer, refer to the following manual.

- QCPU User's Manual (Function Explanation, Program Fundamentals)
(c) Character string data

Because all character string data is of variable length, device range checks are performed.
In cases where the corresponding device range has been exceeded, an operation error will be returned.
For example, in a case where the data register has been allocated 12 k points, there will be an error if it exceeds D12287.


However, with the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU, when indexing is executed and the head device number is outside the device range, no error occurs and the other devices are accessed.
When performing the following access in Universal model QCPU or LCPU, an error (error code: 4101) occurs.

1) Access crossing the boundary of devices caused by indexing
(range of A area)
The allocation order of individual devices is shown below:

| SM |
| :--- |
| SD |
| X |
| Y |
| M |
| L |
| B |
| F |
| SB |
| V |
| S |
| Contact and coil of $T$ |
| Contact and coil of ST |
| Contact and coil of C |
| Present value of T |
| Present value of ST |
| Present value of $C$ |
| D |
| W |
| SW |
| Empty area |
| File register <br> (32K points) |


2) Access crossing the boundary of file registers caused by indexing
3) Access to file registers ( $R, Z R$ ) without setting file register files
4) Access to file registers ( $R, Z R$ ) exceeded the range of file register files

Presetting PC parameter not to check indexing device range enables the Universal model QCPU not to detect an error in the above accesses from 1) to 4).
Detecting an error in the above accesses from 1) to 4), however, depends on the serial No. of Universal model QCPU.*2

| Setting device range in indexing | First 5 digits of serial No. for Universal model QCPU |  |
| :---: | :---: | :---: |
|  | Serial No."10021" or lower | Serial No."10022" or higer |
| Set | Detected errors in accesses 1) to 4) |  |
| Not set | Detected errors in accesses 2) to 4) | Not detected |

For changing the settings of the PLC parameter, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Point ${ }^{8}$

When indexing is executed only with Universal model QCPU or LCPU, devices between internal user devices (SW) and file registers (R) cannot be skipped. (Error code: 4101).

## Remark

For how to change the internal user device allocation, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
(d) Device range checks are conducted when indexing is performed by direct access output (DY).
(e) Precautions for using the extended data register (D) or extended link register (W) (for the Universal model QCPU except the Q00UJCPU, and LCPU )
With the following specification methods, data cannot be specified crossing over the boundary of the internal user device and extended data register (D) or extended link register (W). Doing so causes "OPERATION ERROR" (error code: 4101).

- Index modification
- Indirect specification
- Specification with the instructions that handle data blocks ${ }^{* 1}$

*1 Data block indicates the following data.
- Data used in the instructions, such as FMOV, BMOV, BK+, which multiple words are targeted for operation
- Control data, composed of two or more words, specified in the instructions, such as SP.FWRITE, SP.FREAD
- Data whose data type is 32-bit or more (BIN 32-bit, real number, indirect address of the device)
(2) Device data check

Device data checks for the devices used by basic instructions and application instructions in CPU module are as indicated below:
(a) When using BIN data

No error is returned even if the operation results in overflow or underflow. The carry flag does not go on at such times, either.
(b) When using BCD data

1) Each digit is check for $B C D$ value ( 0 to 9 ). An operation error is returned if individual digits are outside the 0 to 9 ( A to F ) range.
2) No error is returned even if the operation results in overflow or underflow. The carry flag does not go on at such times, either.
(c) When using floating-point data
3) An operation error occurs when the following operation results are returned with the single-precision floatingpoint operation instruction.
When the absolute value of the floating decimal point data is $1.0 \times 2^{-127}$ or lower
When absolute value of floating decimal point data is $1.0 \times 2^{128}$ or higher
4) An operation error occurs when the following operation results are returned with the double-precision floatingpoint operation instruction.
When the absolute value of the floating decimal point data is $1.0 \times 2^{-1023}$ or lower
When absolute value of floating decimal point data is $1.0 \times 2^{1024}$ or higher
(d) Using character string data

No data check is conducted.
(3) Buffer memory access

For accessing buffer memories, using instructions with intelligent function module devices (from UnlG0) is recommended.
(4) Multiple CPU shared memory access For accessing multiple CPU shared memories, using instructions with multiple CPU shared devices (from U3En\G10000) is recommended.

The following four types of execution conditions exist for the execution of CPU module sequence instructions, basic instructions, and application instructions:

- Non-conditional execution $\qquad$ Instructions executed without regard to the ON/OFF status of the device

$$
\begin{array}{|l|}
\hline \text { Example LD X0, OUT Y10 } \\
\hline
\end{array}
$$

- Executed at ON. $\qquad$ Instructions executed while input condition is ON
Example MOV instruction, FROM instruction
- Executed at leading edge............Instructions executed only at the leading edge of the input condition (when it goes from OFF to ON) Example PLS instruction, MOVP instruction.
- Executed at trailing edge. Instructions executed only at the trailing edge of the input condition (when it goes from ON to OFF) Example PLF instruction.
For coil or equivalent basic instructions or application instructions, where the same instruction can be designated for either execution at ON or leading edge execution, a "P" is added after the instruction name to specify the condition for execution.
- Instruction to be executed at ON Instruction name
- Instruction to be executed at leading edge $\qquad$ $+\mathrm{P}$

Execution at ON and execution at leading edge for the MOV instruction are designated as follows:


The number of steps in CPU module sequence instructions, basic instructions, and application instructions differs depending on whether indirect setting of the device used is possible or not.
(1) Counting the number of basic steps

The basic number of steps for basic instructions and application instructions is calculated by adding the device number and 1.
For example, the "+ instruction" would be calculated as follows:

(2) Conditions for increasing the number of steps

The number of steps is increased over the number of basic steps in cases where a device is used that is designated indirectly or for which the number of steps is increased.
(a) When device is designated indirectly

In cases where indirect designation is done by @, the number of steps is increased 1 step over the number of basic steps.
For example, when a 3-step MOV instruction is designated indirectly (example: MOV K4X0 @DO), one step is added and the instruction becomes 4 steps.
(b) Devices with additional steps (the Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU)

| Devices with Additional Steps | Added Steps | Example |
| :---: | :---: | :---: |
| Intelligent function module device | 1 | MOV U4\G10 D0 |
| Multiple CPU shared device |  | MOV U3E1\G0 D0 |
| Link direct device |  | MOV J3\B20 D0 |
| Index register |  | MOV ZO D0 |
| Serial number access format file register |  | MOV ZR123 D0 |
| 32-bit constant |  | DMOV K123 D0 |
| Real constant |  | EMOV E0.1 D0 |
| Character string constant | For even numbers: (number of characters) / 2 <br> For odd numbers: (number of characters + 1) / 2 | \$MOV "123" D0 |

(c) Devices with additional steps (Universal model QCPU(except Q00UJCPU) and LCPU)

1) Instructions applicable to subset processing

The following table shows steps depending on the devices.

| Instruction Symbols | Devices with Additional Steps | Added Steps <br> (Number of <br> Instruction Steps) | Basic Number <br> of Steps |
| :---: | ---: | :---: | :---: |
| LD,LDI,AND,ANI,OR,ORI, <br> LDP,LDF,ANDP,ANDF,ORP,ORF | Serial number access format file register, <br> Extended data register (D), <br> Extended link register (W) | $1(2)$ | 1 |


| Instruction Symbols | Devices with Additional Steps | Added Steps (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| ANDPI,ANDFI,ORPI,ORFI | Serial number access format file register, Extended data register (D), Extended link register (W) | 1(5) | 4 |
|  | Multiple CPU shared device*3 |  |  |
| SET | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1(2) | 1 |
|  | Multiple CPU shared device*3 |  |  |
| OUT | Timer/Counter | 3(4) | 1 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1(2) |  |
|  | Multiple CPU shared device*3 |  |  |
| RST (bit device) | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1(2) | 1 |
|  | Multiple CPU shared device*3 |  |  |
| RST (word device) | Timer/Counter (Bit/word device) | 2(4) | 2 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1(3) |  |
|  | Multiple CPU shared device*3 | 1(3) |  |
| $\begin{aligned} & \text { LD=,LD<>,LD<,LD<=,LD>,LD>=, } \\ & \text { AND=,AND<>,AND<,AND<=,AND>,AND>=, } \\ & \text { OR=,OR<>,OR<.OR<=,OR>,OR>= } \end{aligned}$ | Standard device register *2 | -1 | 3 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1 |  |
|  | Multiple CPU shared device*3 |  |  |
| $\begin{aligned} & \text { LDD=,LDD<>,LDD<,LDD<=,LDD>,LDD>=, } \\ & \text { ANDD=,ANDD<>,ANDD<,ANDD<=,ANDD>, } \\ & \text { AND>=,ORD=,ORD<>,ORD<.ORD<=, } \\ & \text { ORD>,ORD>= } \end{aligned}$ | Standard device register *2 | -1 | 3 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1 |  |
|  | Multiple CPU shared device*3 |  |  |
|  | Decimal constant, hexadecimal constant, real constant |  |  |
| +,,,+P,-P,WAND,WOR,WXOR,WXNR, WANDP,WORP,WXORP,WXNRP (2 devices) | Standard device register *2 | (D) :-1 | 3 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (S1) $: 1$, (D) $: 3$ |  |
|  | Multiple CPU shared device*3 |  |  |
| D+,D-,D+P,D-P,DAND,DOR,DXOR,DXNR, DANDP,DORP,DXORP,DXNRP(2 devices) | Standard device register *2 | (D) :-1 | 3 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (S1) $: 1$, (D) $: 3$ |  |
|  | Multiple CPU shared device*3 |  |  |
|  | Decimal constant, hexadecimal constant, real constant | (51) $: 1$ |  |
| +,-,+P,-P,WAND,WOR,WXOR,WXNR, WANDP,WORP,WXORP,WXNRP (3 devices)*1 | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) , (S2) : 1, ( ${ }^{\text {: }} 2$ | 3 |
|  | Multiple CPU shared device*3 |  |  |


| Instruction Symbols | Devices with Additional Steps | Added Steps (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| D+,D-,D+P,D-P,DAND,DOR,DXOR,DXNR, DANDP,DORP,DXORP,DXNRP$(3 \text { devices })^{\star 1}$ | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) , (52) :1, (D) 2 | 3 |
|  | Multiple CPU shared device*3 |  |  |
|  | Decimal constant, hexadecimal constant, real constant | (51) , (52) :1 |  |
| *, *P, I, /P | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) , (S2) :1, (D) 2 | 3 |
|  | Multiple CPU shared device*3 |  |  |
| $D^{*}, D^{*} P, D /, D / P, E^{*}, E^{*} P$ | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) , (52) : 1, ( ${ }^{\text {: }} 2$ | 3 |
|  | Multiple CPU shared device*3 |  |  |
|  | Decimal constant, hexadecimal constant, real constant | (51) , (52) :1 |  |
| INC,INCP,DEC,DECP,DINC,DINCP, DDEC,DDECP | Index register/Standard device register *2 | -1 | 2 |
|  | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 3 |  |
|  | Multiple CPU shared device*3 |  |  |
| MOV,MOVP | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1 | 2 |
|  | Multiple CPU shared device*3 |  |  |
| DMOV,DMOVP,EMOV,EMOVP | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | 1 | 2 |
|  | Multiple CPU shared device*3 |  |  |
|  | Decimal constant, hexadecimal constant, real constant |  |  |
| BCD,BCDP,BIN,BINP,FLT,FLTP,CML,CMLP | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) : 1 , (52) : 2 | 2 |
|  | Multiple CPU shared device*3 |  |  |
| DBCD,DBCDP,DBIN,DBINP,INT,INTP,DINT, DINTP,DFLT,DFLTP,DCML,DCMLP | Serial number access format file register <br> Extended data register (D), <br> Extended link register (W) | (51) :1, (52) :2 | 2 |
|  | Multiple CPU shared device*3 |  |  |
|  | Decimal constant, hexadecimal constant, real constant | (51) :1 |  |

*1: If the same device is used for (S1) and (S2) , the number of basic steps increases by one.
*2: The number of steps decreases with a standard device register.
*3: Not available with LCPU.

When multiple standard device registers are used in an instruction applicable to subset processing, the number of steps decreases. The following table shows the number of steps for each instruction.

| Instruction Symbols | Locations Where Standard Device Register Is Used | Added Steps (Number of Instruction Steps) | Basic Number of Steps |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { LD=,LD<>,LD<,LD<=,LD>,LD>=, } \\ & \text { AND=,AND<>,AND<,AND<=,AND>,AND>=, } \\ & \text { OR=,OR<>,OR<.OR<=,OR>,OR>= } \\ & \text { LDD=,LDD<>,LDD<,LDD<=,LDD>,LDD>=, } \\ & \text { ANDD=,ANDD<>,ANDD<,ANDD<=,ANDD>, } \\ & \text { AND>=,ORD=,ORD<>,ORD<.ORD<=, } \\ & \text { ORD>,ORD>= } \end{aligned}$ | (51) and (52) | -2(1) | 3 |
| +,-,+P,-P,D+,D-,D+P,D-P, WAND,WOR,WXOR,WXNR, DAND,DOR,DXOR,DXNR, WANDP,WORP,WXORP,WXNRP, DANDP,DORP,DXORP,DXNRP (2 devices) | (51) and (D) | -2(1) | 3 |
| $+,-,+P,-P, D+, D-, D+P, D-P,$ <br> WAND,WOR,WXOR,WXNR, DAND,DOR,DXOR,DXNR, WANDP,WORP,WXORP,WXNRP, DANDP,DORP,DXORP,DXNRP (3 devices) ${ }^{* 1}$ | (31), (32), and (D) | -2(1) | 3 |
|  | (S1) , or (S2) and (D) | -1(2) |  |
|  | (51) and <br> (only when that device that the number of steps does not increase is specified for ( ) ) | $\pm 0$ (3) |  |
|  | (S1) and <br> (only when a serial number access format file register is specified for <br> (D) ) | +2(5) |  |
| *, *P, I, /P | (51), (S2), and (D) | -2(1) | 3 |
|  | (51) , or (S2) and (D) | -1(2) |  |
| $D^{*}, D^{*} P, D /, D / P, E^{*}, E^{*} P$ | (51), (S2) , and (D) | -2(1) | 3 |
|  | (51) , or (52) and (D) | -1(2) |  |
|  | (51) and (only when that device that the number of steps does not increase is specified for <br> (D) | $\pm 0$ (3) |  |
|  | (S1) and <br> (only when a serial number access format file register is specified for (D) ) | +2(5) |  |
| MOV,MOVP,DMOV,DMOVP,EMOV,EMOVP | (51) and (D) | -1(1) | 2 |
| BCD,BCDP,BIN,BINP,DBCD,DBCDP, DBIN,DBINP,FLT,FLTP,DFLT,DFLTP, INT,INTP,DINT,DINTP,CML,CMLP, DCML,DCMLP | (51) and (D) | -1(1) | 2 |

*1: If the same device is used for (51) and (D), the number of basic steps increases by one.
2) Except Instructions applicable to subset processing

The following table shows steps depending on the devices.

| Devices with Additional Steps | Added Steps | Example |
| :---: | :---: | :---: |
| Intelligent function module device | 1 | MOV U4\G10 D0 |
| Multiple CPU shared device |  | MOV U3E1\G10000 D0 |
| Link direct device |  | MOV J31B20 D0 |
| Index register / standard device register |  | MOV Z0 D0 |
| Serial number access format file register |  | MOV ZR123 D0 |
| Extended data register(D) |  | MOV D123 |
| Extended link register(W) |  | MOV W123 |
| 32-bit constant |  | DMOV K123 D0 |
| Real constant |  | EMOV E0.1 D0 |
| Character string constant | For even number: (number of characters) / 2 <br> For odd numbers: (number of characters + 1) / 2 | \$MOV "123" D0 |

(d) In cases where the conditions described in (a) to (c) above overlap, the number of steps becomes a culmination of the two.

Example MOV If U1IG10 ZR123 has been designated, a total of 2 steps are added.


### 3.9 Operation when the OUT, SET/RST, or PLS/PLF Instructions Use the Same Device

The following describes the operation for executing multiple instructions of the OUT, SET/RST, or PLS/PLF that use the same device in one scan.
(1) OUT instructions using the same device

Do not program more than one OUT instruction using the same device in one scan. If the OUT instructions using the same device are programmed in one scan, the specified device will turn ON or OFF every time the OUT instruction is executed, depending on the operation result of the program up to the relevant OUT instruction. Since turning ON or OFF of the device is determined when each OUT instruction is executed, the device may turn ON and OFF repeatedly during one scan. The following diagram shows an example of a ladder that turns the same internal relay (M0) with inputs X0 and X1 ON and OFF.
[Ladder]

[Timing Chart]


With the refresh type CPU module, when the output $(\mathrm{Y})$ is specified by the OUT instruction, the ON/OFF status of the last OUT instruction of the scan will be output.
(2) SET/RST instructions using the same device
(a) The SET instruction turns ON the specified device when the execution command is ON and performs nothing when the execution command is OFF.
For this reason, when the SET instructions using the same device are executed two or more times in one scan, the specified device will be ON if any one of the execution commands is ON.
(b) The RST instruction turns OFF the specified device when the execution command is ON and performs nothing when the execution command is OFF.
For this reason, when the RST instructions using the same device are executed two or more times in one scan, the specified device will be OFF if any one of the execution commands is ON.
(c) When the SET instruction and RST instruction using the same device are programmed in one scan, the SET instruction turns ON the specified device when the SET execution command is ON and the RST instruction turns OFF the specified device when the RST execution command is ON.
When both the SET and RST execution commands are OFF, the ON/OFF status of the specified device will not be changed.
[Ladder]

[Timing Chart]


When using a refresh type CPU module and specifying output $(\mathrm{Y})$ in the SET/RST instruction, the ON/OFF status of the device at the execution of the last instruction in the scan is returned as the output $(\mathrm{Y})$.
(3) PLS instructions using the same device

The PLS instruction turns ON the specified device when the execution command is turned ON from OFF.
It turns OFF the device at any other time (OFF to OFF, ON to ON, or ON to OFF).
If two or more PLS instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned ON from OFF and turns OFF the device in other cases.
For this reason, if multiple PLS instructions using the same device are executed in a single scan, a device that has been turned ON by the PLS instruction may not be turned ON during one scan.
[Ladder]


## [Timing Chart]

- The ON/OFF timing of the X 0 and X 1 is different. (The specified device does not turn ON throughout the scan.)

- The X0 and X1 turn ON from OFF at the same time.


When using a refresh type CPU module and specifying output ( Y ) in the PLS instructions, the ON/OFF status of the device at the execution of the last PLS instruction in the scan is returned as the output (Y).
(4) PLF instructions using the same device

The PLF instruction turns ON the specified device when the execution command is turned OFF from ON. It turns OFF the device at any other time (OFF to OFF, OFF to ON, or ON to ON),
If two or more PLF instructions using the same device are executed in one scan, each instruction turns ON the device when the corresponding execution command is turned OFF from ON and turns OFF the device in other cases.
For this reason, if multiple PLF instructions using the same device are executed in a single scan, a device that has been turned ON by the PLF instruction may not be turn ON during one scan.

## [Ladder]


[Timing Chart]

- The ON/OFF timing of the X 0 and X 1 is different. (The specified device does not turn ON throughout the scan.)

- The X0 and X1 turn OFF from ON at the same time.


When using a refresh type CPU module and specifying output $(\mathrm{Y})$ in the PLF instructions, the ON/OFF status of the device at the execution of the last PLF instruction in the scan is returned as the output ( Y ).

This section explains the precautions for use of the file registers in the QCPU and LCPU.
(1) CPU modules that cannot use file registers

The Q00JCPU and Q00UJCPU cannot use the file registers. When using the file registers, use the CPU module of other than the Q00JCPU and Q00UJCPU.
(2) Setting of file registers to be used

When using the file registers, the file registers to be used must be set with the PLC parameter or QDRSET instruction. (The PLC parameters of the Q00CPU, Q01CPU and LCPU need not be set since they are preset to "Use file register". QDRSET instructions are not available with LCPU.) If the file registers to be used have not been set, normal operation cannot be performed with the instructions that use the file registers.

Point ${ }^{\rho}$
Even when file registers to be used are not set in the PLC parameter, a program that uses file registers can be created. For the CPU module other than the Universal model QCPU and LCPU, an error does not occur when that program is written to the CPU module.
However, note that the correct data cannot be written/read to/from the file register.
For the Universal model QCPU and LCPU, an error occurs if the program where file registers are used is executed.
(3) Securing of file register area
(a) High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU

When using file registers, register the file registers to the standard RAM/memory card to secure the file register area.
(b) Basic Model QCPU (except Q00JCPU)

The file register area has been secured in the standard RAM beforehand. The user need not secure the file register area.
(c) LCPU

To use the file register, secure a file register area by registering the file register in standard RAM.
The following table indicates the memories that can use the file registers in each CPU module.

| Memory High Performance model QCPU <br> Process CPU <br> Redundant CPU Basic Model QCPU <br> (except Q00JCPU), <br> LCPU <br>  Universal model QCPU (except Q00UJCPU)  | $\bigcirc$ |  |
| :--- | :---: | :---: |
|  | $\bigcirc$ | $\times$ |
|  | $\bigcirc 3$ |  |

$\bigcirc$ : Can be registered, $x$ : Cannot be registered.
*1: When the flash memory is used, only read from the file registers can be performed. (Write to the flash ROM cannot be performed.)
*2: When the $E^{2}$ PROM is used, write to the $E^{2}$ PROM can be performed with the PROMWR instruction.
*3: Unusable for the Q00UCPU and Q01UCPU.

## Remark

For the file register setting method and file register area securing method, refer to User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
(4) Designation of file register number in excess of the registered number of points
(a) Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

An error will not occur if data are written or read to or from the file registers that have numbers greater than the registered number of points. However, note that the read/write of correct data to/from the file registers cannot be performed.
(b) Universal model QCPU and LCPU

When data are written to or read from the file registers that are not registered, an error occurs. (Error code: 4101)
(5) File register specifying method

There are the block switching method and serial number access method to specify the file registers.
(a) Block switching method In the block switching method, specify the number of used file register points in units of 32 k points (one block). For file registers of 32 k points or more, specify the file registers by switching the block No. to be used with the RSET instruction. Specify each block as R0 to R32767.

(b) Serial number access method

In the serial number access method, specify the file registers beyond 32k points with consecutive device numbers. The file registers of multiple blocks can be used as consecutive file registers. Use "ZR" as the device name.

(6) Settings and restrictions when refreshing file registers
(a) Settings

The settings of refresh devices are as follows.

- Refresh settings for CC-Link IE Controller Network (Cannot be set on LCPU.)
- Refresh settings for CC-Link IE Field Network (Cannot be set on Basic model QCPU, High Performance model QCPU, Process CPU, Redundant CPU, Universal model QCPU whose serial number (first five digits) is "12011" or earlier, and LCPU whose serial number (first five digits) is "13011" or earlier.)
- Refresh settings for MELSECNET/H (Cannot be set on LCPU.)
- Refresh settings for CC-Link
- Auto refresh settings for the intelligent function module
- Auto refresh settings for the multiple CPU system (Cannot be set on LCPU.)
(b) Restrictions

The restrictions when specifying file registers to refresh devices are as follows.

1) On QCPU, Refresh cannot be performed correctly if the use of file register which has the same name as the program is specified by the PLC parameter.
When the file register which has the same name as the program is used, refresh is performed to the data of the file register having the same name as the program that is set at the last number in the [Program] tab page of PLC parameter. To read/write the refresh data, specify the file register to the refresh device after switching the file register to the corresponding one with the QDRSET instruction.
2) Refresh cannot be performed correctly if the file name of file register or the drive number is changed by the QDRSET instruction. (QDRSET instructions are not available with LCPU.)
If the file name of file register or the drive number is changed by the QDRSET instruction, link refresh is performed to the data of the setting file at the time of the END instruction execution. To read/write the refresh data, specify the file register of the setting file at the time of the END instruction execution.
If the drive number is changed by the QDRSET instruction when "ZR" is specified for the device in the CPU modules other than the Universal model QCPU, an error (LINK PARA ERROR (3101)) occurs. (Note that an error does not occur when "R" is specified for the device.)
3) When a block number is switched by the RSET instruction, refresh is performed to the data of the file register $(R)$ in the switched block number.
When a block number is switched by the RSET instruction, refresh is performed to the data of the file register $(\mathrm{R})$ in the block number at the time of the END instruction execution. To read/write the refresh data, specify the file register of the block number at the time of the END instruction execution.
(7) Precautions when file registers in the flash memory are used

This section explains the precautions for use of the flash memory.
(a) The following flash memory can be used.

- Flash card
(b) File registers in the flash memory can be only read in a sequence program. (Write to the flash memory cannot be performed in a sequence program.)


When using the flash memory for the file registers, write data in advance.
Using GX Developer or GX Works2, write data to the flash card.

## CHAPTER 4 HOW TO READ INSTRUCTIONS

The description of instructions that are contained in the following chapters are presented in the following format.


1) Code used to write instruction (instruction symbol).
2) Section number described.
3) Shows if instructions are enabled or disabled for each CPU module type.

| Icon |  |  |  |  |  | Meaning |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Basic model QCPU | High Performance model QCPU | Process CPU | Redundant CPU | Universal model QCPU | LCPU |  |
| Basic | $\begin{aligned} & \text { High } \\ & \text { performance } \end{aligned}$ | Process | Redundant | Universal | LCPU | A normal icon means the corresponding instruction can be used. |
| Ver. <br> Basic |  |  |  | Ver. Universal | $\begin{gathered} \text { Ver. } \\ \text { LCPU } \end{gathered}$ | The icon with Ver. means the instruction can be used with some restrictions (e.g., function version, software version). |
|  |  |  |  |  |  | The icon with $\times$ (cross) means the corresponding instruction cannot be used. |

4) Indicates ladder mode expressions and execution conditions for instructions.

| Execution Condition | Non- <br> conditional <br> Execution | Executed while ON | Executed One Time <br> at ON | Executed while OFF | Executed One <br> Time at OFF |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Code recorded on <br> description page | No symbol <br> recorded | $-\square$ | $-\quad-$ | - |  |

5) Indicates the data set for each instruction and the data type.

| Data Type | Meaning |
| :--- | :--- |
| Bit | Bit data or head number in bit data |
| BIN 16 bits | BIN 16-bit data or head number in word device |
| BIN 32 bits | BIN 32-bit data or head number in double word device |
| BCD 4-digit | 4-digit BCD data |
| BCD 8-digit | 8-digit BCD data |
| Real number | Floating decimal point data |
| Character string | Character string data |
| Device name | Device name data |

6) Devices which can be used by the instruction in question are indicated with circle. The types of devices that can be used are as indicated below:

| Setting Data | Internal Devices (System, User) |  | File Register R, ZR | Link direct device *4J! |  | Intelligent function module U:IG: | Index register Zn | Constant *5 | Others *5 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| Applicable devices *1 | $\begin{aligned} & \mathrm{X}, \mathrm{Y}, \mathrm{M}, \mathrm{~L}, \\ & \mathrm{SM}, \mathrm{~F}, \\ & \mathrm{~B}, \mathrm{SB}, \\ & \text { FX, FY *2 } \end{aligned}$ | $\begin{aligned} & \text { T, ST, C, *3 } \\ & \text { D, W, SD, } \\ & \text { SW, FD, } \\ & @ \square \end{aligned}$ | R, ZR |  | $\begin{aligned} & \mathrm{J}, \mathrm{j} \mathrm{IW} \\ & \mathrm{~J} \cdot \mathrm{JSW} \end{aligned}$ |  | Z | K, H, E, \$ | $\begin{aligned} & \mathrm{P}, \mathrm{I}, \mathrm{~J}, \mathrm{U}, \\ & \mathrm{DX}, \mathrm{DY}, \mathrm{~N}, \\ & \mathrm{BL}, \mathrm{TR}, \\ & \mathrm{BL} \text { I S,V } \end{aligned}$ |

*1: For the description for the individual devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
*2: FX and FY can be used only for bit data, and FD only for word data.
*3: When T, ST and C are used for other than the instructions below, only word data can be used.
(Bit data cannot be used.)
[Instructions that can be used with bit data]
LD, LDI, AND, ANI, OR, ORI, LDP, LDF, ANDP, ANDF, ORP, ORF, LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI, OUT, RST
*4: Usable with the CC-Link IE controller network, CC-Link IE Field Network, MELSECNET/H, and MELSECNET/10.
*5: Devices which can be set are recorded in the "Constant" and the "Other" columns.
7) Indicates the function of the instruction.
8) Indicates conditions under which error is returned, and error number. See Page 104, Section 3.6 for errors not included here.
9) Indicates both ladder and list for simple program example. Also indicates the types of individual devices used when the program is executed.

## LD, LDI, AND, ANI, OR, ORI

## CHAPTER 5 sequence instructions

## 5.1 <br> Contact Instructions

5.1.1

LD, LDI, AND, ANI, OR, ORI

(S) : Devices used as contacts (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:. | Zn | Constants | Other DX, BL |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  | - |  | $\bigcirc$ |

## Function

## LD, LDI

(1) LD is the A contact operation start instruction, and LDI is the B contact operation start instruction. They read ON/OFF information from the designated device ${ }^{\star 1}$, and use that as an operation result.
*1: When a bit designation is made for a word device, the device turns ON or OFF depending on the $1 / 0$ status of the designated bit.

## AND, ANI

(1) AND is the A contact series connection instruction, and ANI is the B contact series connection instruction. They read the ON/OFF data of the designated bit device ${ }^{* 2}$, perform an AND operation on that data and the operation result to that point, and take this value as the operation result.
*2: When a bit designation is made for a word device, the device turns ON or OFF depending on the $1 / 0$ status of the designated bit.
(2) There are no restrictions on the use of AND or ANI, but the following applies with a peripheral device used in the ladder mode:
(a) Write........When AND and ANI are connected in series, a ladder with up to 24 stages can be displayed.
(b) Read.......When AND and ANI are connected in series, a ladder with up to 24 stages can be displayed. If the number exceeds 24 stages, up to 24 will be displayed.

## OR, ORI

(1) OR is the A contact single parallel connection instruction, and ORI is the B contact single parallel connection instruction. They read ON/OFF information from the designated device*3, and perform an OR operation with the operation results to that point, and use the resulting value as the operation result.
*3: When a bit designation is made for a word device, the device turns ON or OFF depending on the $1 / 0$ status of the designated bit.
(2) There are no limits on the use of OR or ORI, but the following applies with a peripheral device used in the ladder mode.
(a) Write........OR and ORI can be used to create connections of up to 23 ladders.
(b) Read........OR and ORI can be used to create connections of up to 23 ladders.

The 24th or subsequent ladders cannot be displayed properly.

## Remark

Word device bit designations are made in hexadecimal.
Bit b11 of D0 would be D0.0B.
See Page 83, Section 3.2.1 for more information on word device bit designation.

## Operation Error

(1) There is no operation error in the LD, LDI, AND, ANI, OR, or ORI instruction.

## Program Example

(1) A program using the LD, AND, OR, and ORI instructions.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & \hline 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \end{aligned}$ | LD OR OR OUT LD AND ORI OUT END | $\begin{aligned} & \text { X3 } \\ & \\ & \text { D0. } 5 \cdots \text { Bit designated } \\ & \text { X5 } \\ & \text { Y33 for word } \\ & \text { X5 } \\ & \text { M11 } \\ & \text { M6vice } \\ & \text { X6 } \\ & \text { Y34 } \end{aligned}$ |

## LDP, LDF, ANDP, ANDF, ORP, ORF

(2) A program linking contacts using the ANB and ORB instructions.
[Ladder Mode]


## [List Mode]

|  | Step | Instruction | Device |
| :---: | :---: | :---: | :---: |
| ) | 0 | LD | X3 |
|  | 1 | AND | D6. 1 l... Bit designated |
|  | 2 | LDI | D6. $4^{\text {a }}$. ${ }^{\text {Bit designated }}$ |
|  | 3 | ANI | X7 for word |
|  | 4 | ORB | device |
|  | 5 | ANI | M9 device |
|  | 6 | OUT | Y33 |
| ) | 7 | LD | X5 |
|  | 8 | LD | M8 |
|  | 9 | OR | M9 |
|  | 10 | ANB |  |
|  | 11 | ANI | M11 |
|  | 12 | OUT | Y34 |
|  | 13 | END |  |

(3) A parallel program with the OUT instruction.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 5$ |
| 1 | OUT | $\times 35$ |
| 2 | AND | $\times 8$ |
| 4 | OUT | Y36 |
| 4 | ANI | ¢937 |
| 6 | END |  |

5.1.2

LDP, LDF, ANDP, ANDF, ORP, ORF
Basic Hilith
Process Redundant Universal
LCPU

(s) : Devices used as contacts (bits)

| Setting <br> Data | Internal Devices |  | R, ZR | J1. |  | UIG] | Zn | Constants | Other DX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  | - |  | $\bigcirc$ |

## Function

## LDP, LDF

(1) LDP is the leading edge pulse operation start instruction, and is ON only at the leading edge of the designated bit device (when it goes from OFF to ON). If a word device has been designated, it is ON only when the designated bit changes from 0 to 1 .
In cases where there is only an LDP instruction, it acts identically to instructions for the creation of a pulse that are executed during ON(.... P ).

(2) LDF is the trailing edge pulse operation start instruction, and is ON only at the trailing edge of the designated bit device (when it goes from ON to OFF).
If a word device has been designated, it is ON only when the designated bit changes from 1 to 0 .

## ANDP, ANDF

(1) ANDP is a leading edge pulse series connection instruction, and ANDF is a trailing edge pulse series connection instruction. They perform an AND operation with the operation result to that point, and take the resulting value as the operation result.
The ON/OFF data used by ANDP and ANDF are indicated in the table below:

| Device Specified in ANDP or ANDF |  | ANDP State | ANDF State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  |  |
| OFF to ON | 0 to 1 | ON | OFF |
| OFF | 0 | OFF |  |
| ON | 1 |  | ON |
| ON to OFF | 1 to 0 |  |  |

## ORP, ORF

(2) ORP is a leading edge pulse parallel connection instruction, and ORF is a trailing edge pulse serial connection instruction. They perform an OR operation with the operation result to that point, and take the resulting value as the operation result.
The ON/OFF data used by ORP and ORF are indicated in the table below:

| Device Specified in ORP or ORF |  | ORP State | ORF State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  |  |
| OFF to ON | 0 to 1 | ON | OFF |
| OFF | 0 | OFF |  |
| ON | 1 |  | ON |
| ON to OFF | 1 to 0 |  | ON |

## Operation Error

(1) There is no operation error in the LDP, LDF, ANDP, ANDF, ORP, or ORF instruction.

## Program Example

(1) The following program executes the MOV instruction at input X0, or at the leading edge of b10 (bit 11) of data register D0.
[Ladder Mode]

*1: Word device bit designation is performed in hexadecimal. Bit b10 of D0 will be DO.A.

### 5.1.3 LDPI, LDFI, ANDPI, ANDFI, ORPI, ORFI


(S) : Devices used as contacts (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|G: | Zn | Constants | Other DX |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  | - |  | $\bigcirc$ |

## Function

## LDPI, LDFI

(1) LDPI is the leading edge pulse NOT operation start instruction that is on only at the leading edge of the specified bit device (when the bit device goes from on to off) or when the bit device is on or off. If a word device has been specified, LDPI is on only when the specified bit is 0,1 , or changes from 1 to 0 .
(2) LDFI is the trailing edge pulse NOT operation start instruction that is on only at the trailing edge of the specified bit device (when the bit device goes from off to on) or when the bit device is on or off. If a word device has been specified, LDFI is on only when the specified bit is 0,1 , or changes from 0 to 1 .

| Device Specified in LDPI or LDFI |  | LDPI State | LDFI State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  | OFF |
| OFF to ON | 0 to 1 | OFF | ON |
| OFF | 0 | ON | ON |
| ON | 1 | ON | ON |
| ON to OFF | 1 to 0 | ON | OFF |

## ANDPI, ANDFI

(1) ANDPI is a leading edge pulse NOT series connection, and ANDFI is a trailing pulse NOT series connection. ANDPI and ANDFI execute an AND operation with the previous operation result, and take the resulting value as the operation result.
The on or off data used by ANDPI and ANDFI are indicated in the table below.

| Device Specified in ANDPI or ANDFI |  | LDPI State | LDFI State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  | OFF |
| OFF to ON | 0 to 1 | ON |  |
| OFF | 0 | ON | ON |
| ON | 1 | ON | ON |
| ON to OFF | 1 to 0 | ON | OFF |

## ORPI, ORFI

(1) ORPI is a leading edge pulse NOT parallel connection, and ORFI is a trailing pulse NOT parallel connection. ORPI and ORFI execute an OR operation with the previous operation result, and take the resulting value as the operation result.

The on or off data used by ORPI and ORFI are indicated in the table below.

| Device Specified in ORPI or ORFI |  | ORPI State | ORFI State |
| :---: | :---: | :---: | :---: |
| Bit Device | Bit Designated for <br> Word Device |  | OFF |
| OFF to ON | 0 to 1 | OFF | ON |
| OFF | 0 | ON | ON |
| ON | 1 | ON | ON |
| ON to OFF | 1 to 0 | ON | OFF |

## Operation Error

(1) There is no operation error in the LDPI, LDFI, ANDPI, ANDFI, ORPI, or ORFI instruction.

## Program Example

(1) The following program stores 0 into $D 0$ when XO is on, off, or turns from on to off, or M0 is on, off, or turns from off to on. [Ladder Mode]
[List Mode]

(2) The following program stores 0 into $D 0$ when X 0 is on and b10 (bit 11) of D0 is on, off, or turns from on to off. [Ladder Mode]
 [List Mode]

| Step |  | Instruction | Device |
| :---: | :---: | :--- | :--- |
| 0 | LD | KO |  |
| 1 | ANDPI | DO. A |  |
| 5 | MOV | K0 | DO |
| 7 | END |  |  |

### 5.2 Association Instructions

### 5.2.1 ANB, ORB

Basic
High
beftromanc
Process
Redundant
Universal
LCPU


| Setting Data | Internal Devices |  | R, ZR | J: |  | U)IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |

## Function

## ANB

(1) Performs an AND operation on block $A$ and block $B$, and takes the resulting value as the operation result.
(2) The symbol for ANB is not the contact symbol, but rather is the connection symbol.
(3) When programming in the list mode, up to 15 ANB instructions (16 blocks) can be written consecutively.

## ORB

(1) Conducts an OR operation on Block $A$ and Block $B$, and takes the resulting value as the operation result.
(2) ORB is used to perform parallel connections for ladder blocks with two or more contacts.

For ladder blocks with only one contact, use OR or ORI; there is no need for ORB in such cases.

(3) The ORB symbol is not the contact symbol, but rather is the connection symbol.
(4) When programming in the list mode, it is possible to use up to 15 ORB instructions successively ( 16 blocks).

## Operation Error

(1) There is no operation error in the ANB or ORB instruction.

## Program Example

(1) A program using the ANB and ORB instructions.
[Ladder Mode]
[List Mode]


5.2.2 MPS, MRD, MPP


| Setting Data | Internal Devices |  | R, ZR | J..): |  | U:IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

## MPS

(1) Stores the memory of the operation result (ON or OFF) immediately prior to the MPS instruction.
(2) Up to 16 MPS instructions can be used successively.

If the MPP instruction is used during this process, the number of uses calculated for the MPS instruction will be decremented by one.

## MRD

(1) Reads the operation result stored for the MPS instruction, and uses that result to perform the operation in the next step.

## MPP

(1) Reads the operation result stored for the MPS instruction, and uses that result to perform the operation in the next step.
(2) Clears the operation results stored by the MPS instruction.
(3) Subtracts 1 from the number of MPS instruction times of use.

Point ${ }^{\circ}$

1. The following shows ladders both using and not using the MPS, MRD, and MPP instructions.

| Ladder Using the MPS, MRD and MPP Instructions | Ladder not Using MPS, MRD, and MPP Instructions |
| :--- | :--- |


2. The MPS and MPP instructions must be used the same number of times. Failure to observe this will not correctly display the ladder in the ladder mode of the peripheral device.

## Operation Error

(1) There is no operation error in the MPS, MRD, or MPP instruction.

## Program Example

(1) A program using the MPS, MRD, and MPP instructions.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 1) 0 | LD | X1C |
| 1) 1 | MPS |  |
|  | AND | $\begin{gathered} \text { M8 } \\ \text { B } \end{gathered}$ |
| 2) 4 | MPP |  |
|  | OUT | Y31 |
|  | LD | X1D |
|  | MPS |  |
| 4) 8 | AND MPS | M9 |
|  | AND | M68 |
| 11 | OUT | Y32 |
|  | MPP |  |
|  | AND | T0 |
| 14 | OUT | Y33 |
| 6) 16 | MPT | Y34 |
| 17 | LD | X1E |
| 18 | AND | M81 |
| 7) 19 | MPS |  |
|  | AND | M96 |
| 21 | OUT | Y35 |
| 8) 22 | MRD |  |
| 24 | AND | 497 $Y 36$ |
| 9) 25 | MRD |  |
|  | AND | M98 |
| 27 | OUT | Y37 |
| 10) 28 | MPP OUT | Y38 |
| 30 | END |  |

## MPS, MRD, MPP

(2) A program using the MPS and MPP instructions successively.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | X0 |
| 1 | MPS |  |
| 2 | ${ }_{\text {AND }}$ | X1 |
| 4 | AND | X2 |
| 5 | MPS |  |
| ${ }_{7}$ | ${ }_{\text {AND }}$ M | X3 |
| 8 | AND | X4 |
| 9 | MPS |  |
| 10 | AND | X5 |
| 11 | MPS |  |
| 12 | AND | X6 |
| 14 | AND | X7 |
| 15 | MPS |  |
| 16 17 | AND | X8 |
| 18 | AND | X9 |
| 19 | MPS |  |
| 20 21 | AND OUT | $\begin{aligned} & \text { XOA } \\ & \text { YO } \end{aligned}$ |
| 22 | MPP |  |
| 23 24 | OUT | Y41 |
| 25 | OUT | Y42 |
| 26 27 | MPP OUT | Y43 |
| 28 | MPP |  |
| 29 | OUT | Y44 |
| 30 | MPP | Y45 |
| 32 | MPP | Y45 |
| 33 | OUT | Y46 |
| 34 | MPP OUT | Y47 |
| 36 | MPP |  |
| 37 | OUP | Y48 |
| 39 | OUT | Y49 |
| 40 | MPP |  |
| 42 | END | Y4A |

5.2.3 inv

Basic ${ }^{\mathrm{Hifi}}$
High
performance
Process
Redundant
Universal
LCPU


## Function

Inverts the operation result immediately prior to the INV instruction.

| Operation Result Immediately Prior to <br> the INV Instruction | Operation Result Following the <br> Execution of the INV Instruction |
| :---: | :---: |
| OFF | ON |
| ON | OFF |

## Operation Error

(1) There is no operation error in the INV instruction.

## Program Example

(1) A program which inverts the X0 ON/OFF data, and outputs from Y10.
[Ladder Mode]
[List Mode]



| Instruction |  |
| :--- | :--- |
| LD | Device |
| INV | X0 |
| OUT | Y10 |
| END |  |

## Point ${ }^{\rho}$

1. The INV instruction operates based on the results of calculation made until the INV instruction is given. Accordingly, use it in the same position as that of the AND instruction.
The INV instruction cannot be used at the LD and OR positions.
2. When a ladder block is used, the operation result is inverted within the range of the ladder block. To operate a ladder using the INV instruction in combination with the ANB instruction, pay attention to the range that will be inverted.


For details of the ANB instruction, refer to Page 131, Section 5.2.1

### 5.2.4 MEP, MEF



| Setting Data | Internal Devices |  | R, ZR | J1. |  | UIGい | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

## MEP

(1) If operation results up to the MEP instruction are leading edge (from OFF to ON), goes ON (continuity status). If operation results up to the MEP instruction are anything other than leading edge, goes OFF (non-continuity status).
(2) Use of the MEP instruction simplifies pulse conversion processing when multiple contacts are connected in series.

## MEF

(1) If operation results up to the MEF instruction are trailing edge (from ON to OFF), goes ON (continuity status). If operation results up to the MEF instruction are anything other than trailing edge, goes OFF (non-continuity status).
(2) Use of the MEF instruction simplifies pulse conversion processing when multiple contacts are connected in series.

## Operation Error

(1) There is no operation error in the MEP or MEF instruction.

## Program Example

(1) A program which performs pulse conversion to the operation results of X 0 and X 1
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | x0 |
| 1 | AND | X1 |
| 2 | MEP | MO |
| 4 | END |  |

## Point ${ }^{\rho}$

1. The MEP and MEF instructions will occasionally not function properly when pulse conversion is conducted for a contact that has been indexed by a subroutine program or by the FOR to NEXT instructions. If pulse conversion is to be conducted for a contact that has been indexed by a subroutine program or by the FOR to NEXT instructions, use the EGP/ EGF instructions.
2. The MEP or MEF instruction operates based on the operation result performed starting from the LD instruction immediately before the MEP or MEF instruction to immediately before the MEP or MEF instruction. Therefore, use them at the same position as that of the AND instruction
The MEP and MEF instructions cannot be used at the LD or OR position.
5.2.5 EGP, EGF

Basic High $\begin{gathered}\text { periormance } \\ \text { Process } \\ \text { Redundant }\end{gathered}$

(D) : Edge relay number where operation results are stored (bits)

| Setting Data | Internal Devices |  | R, ZR | गा! |  | U\|G] | Zn | Constants | Other V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) |  |  |  |  | - |  |  |  | $\bigcirc$ |

## Function

## EGP

(1) Operation results up to the EGP instruction are stored in memory by the edge relay (V).
(2) Goes ON (continuity status) at the leading edge (OFF to ON) of the operation result up to the EGP instruction. If the operation result up to the EGP instruction is other than a leading edge (i.e., from ON to ON, ON to OFF, or OFF to OFF), it goes OFF (non-continuity status).
(3) The EGP instruction is used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
(4) The EGP instruction can be used like an AND instruction.

## EGF

(1) Operation results up to the EGF instruction are stored in memory by the edge relay (V).
(2) Goes ON at the trailing edge (from ON to OFF) of the operation result up to the EGF instruction. If the operation result up to the EGF instruction is other than a trailing edge (i.e., from OFF to ON, ON to ON, or OFF to OFF), it goes OFF (non-continuity status).
(3) The EGF instruction is used for subroutine programs, and for conducting pulse operations for programs designated by indexing between the FOR and NEXT instructions.
(4) The EGF instruction can be used like an AND instruction.

## Operation Error

(1) There is no operation error in the EGP or EGF instruction.

## Program Example

(1) A program using the EGP instruction in the subroutine program using the EGD instruction
[Ladder Mode]

[Operation]


## Point ${ }^{8}$

1. The EGP or EGF instruction operates based on the operation result performed starting from the LD instruction immediately before the EGP or EGF instruction to immediately before the EGP or EGF instruction. Therefore, use them at the same position as that of the AND instruction.
(Refer to Page 124, Section 5.1.1.)
The EGP and EGF instruction cannot be used at the position of the LD or OR instruction.
2. EGP and EGF instructions cannot be used at the ladder block positions shown below.


### 5.3 Output Instructions

### 5.3.1 OUT

Basic
High
peftormance
Process
Redundant
Universal
LCPU

| Setting Data | Internal Devices |  | R, ZR | गा. |  | UIG: | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | O (Other than T, C, or F) | $\bigcirc$ |  |  |  |  | - |  | $\bigcirc$ |

## Function

(1) Operation results up to the OUT instruction are output to the designated device.
(a) When Using Bit Devices

| Operation Results | Coil |
| :---: | :---: |
| OFF | OFF |
| ON | ON |

(b) When Bit Designation has been Made for Word Device

| Operation Results | Bit Designated |
| :---: | :---: |
| OFF | 0 |
| ON | 1 |

## Operation Error

(1) There is no operation error in the OUT instruction.

## Program Example

(1) When using bit devices
[Ladder Mode]

[List Mode]

|  | Step | Instruction | Device |
| :---: | :---: | :---: | :---: |
| ) | $\begin{aligned} & 0 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | LD <br> OUT <br> LD <br> OUT <br> OUT <br> END | X5 <br> Y33 <br> X6 <br> Y34 <br> Y35 |

(2) When bit designation has been made for word device
[Ladder Mode]

[List Mode]


## Remark

The number of basic steps for the OUT instructions is as follows:

- When using internal device or file register ( R ): 1
- When using direct access output (DY): 2
- When using serial number access format file register
(Only for Universal model QCPU and LCPU): 2
(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3
- Devices other than above: 3
5.3.2 OUT T, OUTH T, OUT ST, OUTH ST

(D) : Timer number (bit)

Set value: Value set for timer (BIN 16 bits *1)

| Setting Data | Internal Devices |  | R, ZR | Jा" |  | U\|G] | Zn | Constants K | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | O (Only T) | - | - | - |  |  | - | - | - |
| Set value | - | (Other than $\mathrm{T}, \mathrm{C}$ ) | $\bigcirc$ | - |  |  | - | $\bigcirc{ }^{*}$ | - |

*1: The value setting for the timer cannot be designated indirectly.


See Page 100, Section 3.4 for further information on indirect designation.
*2: Timer values can be set only as a decimal constant (K). Hexadecimal constants (H) and real numbers cannot be used for timer settings.

## Function

(1) When the operation results up to the OUT instruction are ON, the timer coil goes ON and the timer counts up to the value that has been set; when the time up status (total numeric value is equal to or greater than the setting value), the contact responds as follows:

| A Contact | Continuity |
| :---: | :---: |
| B Contact | Non-continuity |

(2) The contact responds as follows when the operation result up to the OUT instruction is a change from ON to OFF:

| Type of Timer | Timer Coil | Present Value <br> of Timer | Prior to Time Up |  | After Time Up |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A Contact | B Contact | A Contact | B Contact |
| Low speed timer | OFF | 0 | Non-continuity | Continuity | Non-continuity | Continuity |
| High speed timer |  |  |  |  |  |  |
| Low speed <br> retentive timer | OFF | Maintains the <br> present value | Non-continuity | Continuity | Continuity | Non-continuity |
| High speed <br> retentive timer |  |  |  |  |  |  |

(3) To clear the present value of a retentive timer and turn the contact OFF after time up, use the RST instruction.
(4) A negative number ( -32768 to -1 ) cannot be set as the setting value for the timer. ${ }^{* 3}$

If the setting value is 0 , the timer will time out when the time the OUT instruction is executed.
*3: When specifying a setting value for the timer using a word device (D, W, R, ZR, J or ), whether the value is in the setting range is not checked. Check the value in the user program so that a negative number is not set.
(5) The following processing is conducted when the OUT instruction is executed:

- OUT T.j coil turned ON or OFF
- OUT T. contact turned ON or OFF
- OUT T present value updated

In cases where a JMP instruction or the like is used to jump to an OUT Tinstruction while the OUT Tinstran in in in in ON, no present value update or contact ON/OFF operation is conducted.
Also, if the same OUT T instruction is conducted two or more times during the same scan, the present value of the number of repetitions executed will be updated.
(6) Indexing for timer coils or contacts can be conducted only by Z0 or Z1.

Timer setting value has no limitation for indexing.


1. Timer's time limit

Time limit of the timer is set in the PLC system of the PLC parameter dialog box.

| Type of Timer | Basic Model QCPU, <br> High Performance model QCPU, <br> Process CPU, Redundant CPU |  | Universal model QCPU, <br> LCPU |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Setting Range | Setting <br> Unit | Setting Range | Setting <br> Unit |
|  | 1 ms to 1000 ms <br> (Default: 100 ms ) | 1 ms | 1 ms to 1000 ms <br> (Default: 100 ms$)$ | 1 ms |
| High speed timer <br> High speed <br> retentive timer | 0.1 ms to 100.0 ms <br> (Default: 10.0 ms ) | 0.1 ms | 0.01 ms to 100.0 ms <br> (Default: 10.0 ms ) | 0.01 ms |

2. For information on timer counting methods, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
3. The number of basic steps of the OUT C? instruction is 4 .

## Operation Error

(1) There is no operation error in the OUT instruction.

## Caution

(1) When creating a program in which the operation the timer contact triggers the operation of other timer, create the program for the timer that operates later first.
In the following cases, all timers go ON at the same scan if the program is created in the order the timers operate.

- If the set value is smaller than a scan time.
- If " 1 " is set


## Example

- For timers T0 to T2, the program is created in the order the timer operates later.

- For timers T0 to T2, the program is created in the order of timer operation.



## Program Example

(1) The following program turns Y 10 and Y 14 ON 10 seconds after X 0 has gone ON .
[Ladder Mode]
[List Mode]

*3: The setting value of the low-speed timer indicates its default time limit ( 100 ms ).
(2) The following program uses the BCD data at X 10 to X 1 F as the timer's set value.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |
| 1 | ${ }^{\text {BIN }}$ | K4X10 | D10 |
| 5 | OUT | T2 | D10 |
| 9 | ${ }_{\square}^{\text {LD }}$ | T2 |  |
| 10 | OUT | Y15 |  |

(3) The following program turns Y 10 ON 250 ms after X 0 goes ON .
[Ladder Mode]

*4: The setting value of the high-speed timer indicates its default time limit ( 10 ms ).

### 5.3.3 OUT C


(D) : Counter number (bits)

Set value: Counter setting value (BIN 16 bits ${ }^{* 1}$ )

| Setting Data | Internal Devices |  | R, ZR | J..1) |  | U!IG: | Zn | Constants K | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | O(Only C) | - | - | - |  |  | - | - | - |
| Set value | - | (Other than T, C) | $\bigcirc$ | - |  |  | - | ${ }^{* 2}$ | - |

*1: Counter value cannot be set by indirect designation.


See Page 100, Section 3.4 for further information on indirect designation.
*2: Counter value can be set only with a decimal constant (K). A hexadecimal constant (H) or a real number cannot be used for the counter value setting.

## Function

(1) When the operation results up to the OUT instruction change from OFF to ON, 1 is added to the present value (count value) and the count up status (present value $\geqq$ set value), and the contacts respond as follows:

| A Contact | Continuity |
| :---: | :---: |
| B Contact | Non-continuity |

(2) No count is conducted with the operation results at ON. (There is no need to perform pulse conversion on count input.)
(3) After the count up status is reached, there is no change in the count value or the contacts until the RST instruction is executed.
(4) A negative number (-32768 to -1) cannot be set as the setting value for the timer. If the set value is 0 , the processing is identical to that which takes place for 1 .
(5) Indexing for the counter coil and contact can use only Z0 and Z1.

Counter setting value has no limitation for indexing.

## Remark

1. For counter counting methods, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
2. The number of basic steps of the OUT Crinstruction is 4 inst

## Operation Error

(1) There is no operation error in the OUT instruction.

## Program Example

(1) The following program turns Y 30 ON after X 0 has gone ON 10 times, and resets the counter when X 1 goes ON .
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | $\stackrel{\text { LD }}{\text { OUT }}$ | X0 K10 |
| 5 | LD | C10 K10 |
| 6 | OUT | Y30 |
| 7 | LD | $\times 1$ |
| 8 | RST | C10 |
| 12 | END |  |

(2) The following program sets the value for C 10 at 10 when X 0 goes ON , and at 20 when X 1 goes ON . [Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 0$ |
| 1 | ANI | $\times 1$ |
| 2 | MOVP | K10 D0 |
| 4 | LD | $\times 1$ |
| 5 | ANI | $\times 0$ |
| 6 | MOVP | K20 D0 |
| 8 | LD | $\times 3$ |
| 9 | OUT | C10 D0 |
| 13 14 | ${ }_{\text {LD }}$ | C10 $Y$ |
| 15 | END | Y30 |

5.3.4

(D) : Number of the annunciator to be turned ON (bits)

| Setting Data | Internal Devices |  | R, ZR | J |  | U! 1 O: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | (Only F) | - |  |  |  |  |  |  |  |

## Function

(1) Operation results up to the OUT instruction are output to the designated annunciator.
(2) The following responses occur when an annunciator $(F)$ is turned ON .

- The "USER"/"ERR." LED goes ON.
- The annunciator numbers which are ON (F numbers) are stored in special registers (SD64 to SD79).
- The value of SD63 is incremented by 1.
(3) If the value of SD63 is 16 (which happens when 16 annunciators are already ON), even if a new annunciator is turned ON, its number will not be stored at SD64 to SD79.
(4) The following responses occur when the annunciator is turned OFF by the OUT instruction.

The coil goes OFF, but there are no changes in the status of the "USER" / "ERR." LED and the contents of the values stored in SD63 to SD79.

Use the RST Fij instruction to make the "USER"/"ERR." LED go OFF as well as to delete the annunciator which was turned OFF by the OUT F instruction from SD63 to SD79.

## Operation Error

(1) There is no operation error in the OUT instruction.

## Remark

1. For details of annunciators, refer to the User's Manual (Functions Explanation, Program Fundamentals) for the CPU module used.
2. The number of basic steps for the OUT module F... instruction is 2.
3. The table below shows which CPU module features either the LED display device on front of the CPU module or "USER" LED.

| Type of LED | CPU Module Type Name |
| :--- | :--- |
| "USER" LED | High Performance model QCPU, Process CPU, <br> Redundant CPU, Universal model QCPU, LCPU |
| "ERR." LED | Basic model QCPU |

## Program Example

(1) The following program turns F7 ON when X0 goes ON, and stores the value 7 from SD64 to SD79.
[Ladder Mode]
[List Mode]

[Operation]


### 5.3.5 SET


(D) : Bit device number to be set (ON)/Word device bit designation (bits)

| Setting Data | Internal Devices |  | R, $\mathbf{Z R}$ | Jा" |  | UIG\% | Zn | Constants | Other BL, DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ | O (Other than T, C) |  | $\bigcirc$ |  |  | - |  | $\bigcirc$ |

## Function

(1) When the execution command is turned ON, the status of the designated devices becomes as shown below:

| Device | Device Status |
| :--- | :--- |
| Bit device | Coils and contacts turned ON |
| When Bit Designation has been Made for Word Device | Designation bit set at 1 |

(2) Devices turned ON by the instruction remain ON when the same command is turned OFF.

Devices turned ON by the SET instruction can be turned OFF by the RST instruction.

(3) When the execution command is OFF, the status of devices does not change.

## Operation Error

(1) There is no operation error in the SET instruction.

## Program Example

(1) The following program sets Y8B (ON) when X 8 goes ON , and resets Y 8 B (OFF) when X 9 goes ON .
[Ladder Mode]

## [List Mode]


(2) The following program sets the value of D0 bit 5 (b5) to 1 when X 8 goes ON , and set the bit value to 0 when X 9 goes ON .
[Ladder Mode]

[List Mode]


| Instruction | Device |
| :--- | :--- |
| LD | X8 |
| SET | D0.5 |
| LD | X9 |
| RST |  |
| END |  |

## Remark

1. The number of basic steps for the SET instruction is as follows:

- When internal device or file register ( RO to R32767) are in use: 1
- When direct access output (DY) or SFC program device (BL) are in use: 2
- When using serial number access format file register
(Only for Universal model QCPU and LCPU): 2
(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3
- When some other device is in use: 3

2. When using $X$ as a device, use the device numbers that are not used for the actual input. If the same number is used for the actual input device and input $X$, the data of the actual input will be written over the input $X$ specified in the SET instruction.

### 5.3.6 RST


(D) : Bit device number to be reset/ Word device bit designation (bits) Word device number to be reset (BIN 16 bits) Word device number to be reset (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J: |  | UIG: | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | $\bigcirc$ |

## Function

(1) When the execution command is turned ON, the status of the designated devices becomes as shown below:

| Device | Device Status |
| :--- | :--- |
| Bit device | Turns coils and contacts OFF |
| Timers and counters | Sets the present value to 0, and turns coils and contacts OFF |
| When Bit Designation has been Made for Word Device | Sets value of designated bit to 0 |
| Word devices other than timers and counters | Sets contact to 0 |

(2) When the execution command is OFF, the status of devices does not change.
(3) The functions of the word devices designated by the RST instruction are identical to the following ladder:


## Operation Error

(1) There is no operation error in the RST instruction.

## Remark

The basic number of steps of the RST instruction is as follows.
a) For bit processing

- Internal device (bit to be specified by bit device or word device): 1
- Direct access output: 2
- Timer, counter: 4
- When using serial number access format file register
(Only for Universal model QCPU and LCPU): 2
(Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3
- Other than above: 3
b) For word processing
- Internal device: 2
- Index resister: 2
- When using serial number access format file register
(Only for Universal model QCPU and LCPU): 2
Basic Model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU): 3
- Other than above: 3


## Program Example

(1) The following program sets the value of the data register to 0 .
[Ladder Mode]


## [List Mode]

| Steps |  | Instruction | Device |
| :---: | :--- | :--- | :--- |
|  |  | LD | X0 |
| 1 | MOV | K4X10 | D8 |
| 3 | LD | X5 |  |
| 4 | RST | D8 |  |
| 6 | END |  |  |

(2) The following program resets the 100 ms retentive timer and counter.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | X4 |  |
| 1 | OUT | ST225 | K18000 |
| 5 | LD | ST225 |  |
| 6 | OUT | C 23 | K16 |
| 10 | RST | ST225 |  |
| 14 | LD | C23 |  |
| 15 | OUT | Y55 |  |
| 16 | LD | X5 |  |
| 17 21 | RST END | C23 |  |

5.3.7 SETF, RSTF Basic High Peiformance Process Redundant Universal LCPU


SET (D): Number of the annunciator to be set (F number) (bits)
RST (D): Number of the annunciator to be reset (F number) (bits)


## Function

## SET

(1) The annunciator designated by (D) is turned ON when the execution command is turned ON.
(2) The following responses occur when an annunciator $(F)$ is turned ON .

- The "USER" LED goes ON. ${ }^{* 1}$
- The annunciator numbers which are ON (F numbers) are stored in special registers (SD64 to SD79).
- The value of SD63 is incremented by 1.
*1: When using the Basic model QCPU, the "ERR."LED goes ON.
(3) If the value of SD63 is 16 (which happens when 16 annunciators are already ON), even if a new annunciator is turned ON, its number will not be stored at SD64 to SD79.


## RST

(1) The annunciator designated by (D) is turned OFF when the execution command is turned ON.
(2) The annunciator numbers (F numbers) of annunciators that have gone OFF are deleted from the special registers (SD64 to SD79), and the value of SD63 is decremented by 1.

## Remark

1. For details of annunciators, refer to the User's Manual (Functions Explanatio Program Fundamentals) for the CPU module used.
2. The number of basic steps for the SET F? and RST Finstructions is 2 .
(3) When the value of SD63 is "16", the annunciator numbers are deleted from SD64 to SD79 by the use of the RST instruction. If the annunciators whose numbers are not registered in SD64 to SD79 are ON, these numbers will be registered.

If all annunciator numbers from SD64 to SD79 are turned OFF, the LED display device on the front of the CPU module, or the "USER" LED, will be turned OFF. ${ }^{*}$
*2: When using the Basic model QCPU, the "ERR." LED goes OFF.
[Operations which take place when SD63 is 16]


## Operation Error

(1) There is no operation error in the SET F or RST F instruction.

## Program Example

(1) The following program turns annunciator F11 ON when X1 goes ON, and stores the value 11 at the special register (SD64 to SD79). Further, the program resets annunciator F11 if X2 goes ON, and deletes the value 11 from the special registers (SD64 to SD79).
[Ladder Mode]

[List Mode]

[Operation]

5.3.8

PLS, PLF
Basic Aligh
formance
Proces
Redunda
Universal
LCPU

(D) : Pulse conversion device (bits)

| Setting Data | Internal Devices |  | R, ZR | J।! |  | U\|G! | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | $\bigcirc$ |

## Function

## PLS

(1) Turns ON the designated device when the execution command is turned OFF $\rightarrow \mathrm{ON}$, and turns OFF the device in any other case the execution command is turned OFF $\rightarrow$ ON (i.e., at ON $\rightarrow$ ON, ON $\rightarrow$ OFF or OFF $\rightarrow$ OFF of the execution command).
When there is one PLS instruction for the device designated by © during one scan, the specified device turns ON one scan.
See Page 115, Section 3.9 for the operation to be performed when the PLS instruction for the same device is executed more than once during one scan.

(2) If the RUN/STOP key switch is changed from RUN to STOP after the execution of the PLS instruction, the PLS instruction will not be executed again even if the switch is set back to RUN.

(3) When designating a latch relay (L) for the execution command and turning the power supply OFF to ON with the latch relay ON, the execution command turns OFF to ON at the first scan, executing the PLS instruction and turning ON the designated device.
The device turned ON at the first scan after power-ON turns OFF at the next PLS instruction.

## PLF

(1) Turns ON the designated device when the execution command is turned ON $\rightarrow$ OFF, and turns OFF the device in any other case the execution command is turned ON $\rightarrow$ OFF (i.e., at OFF $\rightarrow$ OFF, OFF $\rightarrow \mathrm{ON}$ or ON $\rightarrow \mathrm{ON}$ of the execution command).
When there is one PLF instruction for the device designated by (D) during one scan, the specified device turns ON one scan.
See Page 115, Section 3.9 for the operation to be performed when the PLF instruction for the same device is executed more than once during one scan.


(2) If the RUN/STOP key switch is changed from RUN to STOP after the execution of the PLF instruction, the PLF instruction will not be executed again even if the switch is set back to RUN.

## Point ${ }^{P}$

Note that the device designated by (D) may remain ON for more than one scan if the PLS or PLF instruction is jumped by the CJ instruction or if the executed subroutine program was not called by the CALL instruction.

## Operation Error

(1) There is no operation error in the PLS or PLF instruction.

## Program Example

(1) The following program executes the PLS instruction when X9 goes ON.
[Ladder Mode]
[List Mode]


## [Timing Chart]


(2) The following program executes the PLF instruction when X9 goes OFF.
[Ladder Mode]

[List Mode]


## FF

[Timing Chart]

5.3.9

FF
Basic
High
peftormance
Process
Redundan
Universal
LCPU

FF $\smile \mid$

(D) : Device number of the device to be reversed (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG: | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | $\bigcirc$ |

## Function

(1) Reverses the output status of the device designated by (D) when the execution command is turned OFF $\rightarrow$ ON.

| 走 Device | Device Status |  |
| :--- | :---: | :---: |
|  | Prior to FF Execution | After FF Execution |
| Bit device | OFF | ON |
|  | ON | OFF |
| Bit designated for word device | 0 | 1 |
|  | 1 | 0 |

## Operation Error

(1) There is no operation error in the FF instruction.

## Program Example

(1) The following program reverses the output of Y 10 when X 9 goes ON .
[Ladder Mode]

[List Mode]

[Timing Chart]

(2) The following program reverses b10 (bit 10) of D10 when X0 goes ON.
[Ladder Mode]
[List Mode]

[Timing Chart]


### 5.3.10 delta, deltap

 Basic High $\begin{aligned} & \text { pefirmance } \\ & \text { Process Redundant Universal LCPU }\end{aligned}$(D) : Bit for which pulse conversion is to be conducted (bits)

| Setting <br> Data | Internal Devices |  | R, ZR | गा. |  | U1G: | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - |  |  |  |  |  |  |  | $\bigcirc$ |

## Function

(1) Conducts pulse output of direct access output (DY) designated by (D).

If DELTA DYO has been designated, the resulting operation will be identical to the ladder shown below, which uses the SET/RST instructions.

[Operation]

(2) The DELTA $(P)$ instruction is used by commands for leading edge execution for an intelligent function module.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The specified direct access output number exceeds the CPU module <br> output range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program presets CH 1 of the AD61 mounted at slot 0 of the main base unit, when X 20 goes ON . [Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 20$ |  |
| 6 | DMOVP DELTAP | $\begin{aligned} & \text { K0 } \\ & \text { DY11 } \end{aligned}$ | U0¥G1 |
| 8 | END |  |  |

### 5.4 Shift Instructions

### 5.4.1 SFT, SFTP

Basic
High
Process
Redundant Universal
LCPU

(D) : Device number to shift (bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U'IG: | Zn | Constants | Other DY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | (Other than T, C) |  |  |  |  |  | - |  | $\bigcirc$ |

## Function

(1) When bit device is used
(a) Shifts to a device designated by (D) the ON/OFF status of the device immediately prior to the one designated by (D), and turns the prior device OFF.
For example, if M11 has been designated by the SFT instruction, when the SFT instruction is executed, it will shift the ON/OFF status of M10 to M11, and turn M10 OFF.
(b) Turn the first device to be shifted ON with the SET instruction.
(c) When the SFT and SFTP are to be used consecutively, the program starts from the device with the larger number.

(2) When word device bit designation is used
(a) Shifts to a bit in the device designated by (D) the $1 / 0$ status of the bit immediately prior to the one designated by (D), and turns the prior bit to 0 .
For example, if D0.5 (bit 5 [b5] of D0) has been designated by the SFT instruction, when the SFT instruction is executed, it will shift the $1 / 0$ status of b4 of D0 to b5, and turn b4 to 0 .


## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points of the specified device exceed those of the corresponding <br> device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program shifts Y57 to Y5B when X8 goes ON.
[Ladder Mode]

[Timing Chart]


## [List Mode]

| Step |  | Instruction |
| :---: | :--- | :--- |
|  |  | Device |
| 0 | LDP | $\times 8$ |
| 1 | SFT | Y5B |
| 3 | SFT | Y5A |
| 5 | SFT | Y59 |
| 7 | SFT | Y58 |
| 9 | LDP | $\times 7$ |
| 10 | SET | Y57 |
| 11 | END |  |
|  |  |  |

### 5.5 Master Control Instructions

### 5.5.1

MC, MCR
Basic
High
pefromance
Process
Redundant
Universal
LCPU

$\begin{array}{ll}\mathrm{n} & : \text { Nesting (N0 to N14) (Nesting) } \\ \text { (D) } & \text { : Device number to be turned ON (bits) }\end{array}$

| Setting Data | Internal Devices |  | R, ZR | Ju |  | UWIG: | Zn | Constants | Other |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  | N | DY |
| n | - |  |  |  |  |  | - |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | - | $\bigcirc$ |

## Function

The master control instruction is used to enable the creation of highly efficient ladder switching sequence programs, through the opening and closing of a common bus for ladders.

A ladder using the master control is as follows:


## Remark

Inputting of contacts on the vertical bus is not necessary when programming in the write mode of a peripheral device. These will be automatically displayed when the "conversion" operation is conducted after the creation of the ladder and then "read" mode is set.

## MC

(1) If the execution command of the MC instruction is ON when master control is started, the result of the operation from the MC instruction to the MCR instruction will be exactly as the instruction (ladder) shows.
If the execution command of the MC instruction is OFF, the result of the operation from the MC instruction to the MCR instruction will be as shown below:

| Device | Device Status |
| :--- | :--- |
| High speed timer <br> Low speed timer | Count value goes to 0, coils and contacts all go OFF. |
| High speed retentive timer <br> Low speed retentive timer <br> Counter | Coils go OFF, but counter values and contacts all maintain <br> current status. |
| Devices in OUT instruction | All turned OFF |
| SET, RST <br> $\left.\begin{array}{l}\text { SFT Basic, } \\ \text { Application }\end{array}\right\}$ Devices in the following instructions: | Maintain current status |

(2) Even when the MC instruction is OFF, instructions from the MC instruction to the MCR instruction will be executed, so scan time will not be shortened.

## Point ${ }^{\rho}$

When a ladder with master control contains instructions that do not require any contact instruction (such as FOR to NEXT, EI, DI instructions), the CPU module executes these instructions regardless of the ON/OFF status of the MC instruction execution command.
(3) By changing the device designated by (D), the MC instruction can use the same nesting ( $N$ ) number as often as desired.
(4) Coils from devices designated by (D) are turned ON when the MC instruction is ON.

Further, using these same devices with the OUT instruction or other instructions will cause them to become double coils, so devices designated by (©) should not be used within other instructions.

## MCR

(1) This is the instruction for recovery from the master control, and indicates the end of the master control range of operation.
(2) Do not place contact instructions before the MCR instruction.
(3) Use the MC instruction and MCR instruction of the same nesting number as a set. However, when the MCR instructions are nested in one place, all master controls can be terminated with the lowest nesting ( N ) number.
(Refer to the "Precautions for nesting" in the program example.)

## Operation Error

(1) There is no operation error in the MC or MCR instruction.

## Program Example

The master control instruction can be used in nesting. The different master control regions are distinguished by nesting ( N ). Nesting can be performed from N0 to N14.
The use of nesting enables the creation of ladders which successively limit the execution condition of the program.
A ladder using nesting would appear as shown below:
[Ladder as displayed in the GPP ladder mode]

[Ladder as it actually operates]


## MC, MCR

## Cautions when Using Nesting Architecture

(1) Nesting can be used up to 15 times (N0 to N14)

When using nesting, nests should be inserted from the lower to higher nesting number $(\mathrm{N})$ with the MC instruction, and from the higher to the lower order with the MCR instruction.
If this order is reversed, there will be no nesting architecture, and the CPU module will not be capable of performing correct operations. For example, if nesting is designated in the order N1 to N0 by the MC instruction, and also designated in the N1 to N0 order by the MCR instruction, the vertical bus will intersect and a correct master control ladder will not be produced.
[Ladder as displayed in the GPP ladder mode]
[Ladder as it actually operates]

(2) If the nesting architecture results in MCR instructions concentrated in one location, all master controls can be terminated by use of just the lowest nesting number ( N ).



### 5.6 Termination Instructions

### 5.6.1

FEND
Basic
Hilioh
Process
Redundant
Universal
LCPU


## Function

(1) The FEND instruction is used in cases where the CJ instruction or other instructions are used to cause a branch in the sequence program operations, and in cases where the main routine program is to be split from a subroutine program or an interrupt program.
(2) Execution of the FEND instruction will cause the CPU module to terminate the program it was executing.
(3) Even sequence programs following the FEND instruction can be displayed in ladder display at a peripheral device. (Peripheral devices continue to display ladders until encountering the END instruction.)


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4200 | The FEND instruction was executed after the execution of the FOR instruction, and before the execution of the NEXT instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | The FEND instruction was executed after the execution of the CALL, FCALL, ECALL, or EFCALL instruction, and before the execution of the RET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4221 | The FEND instruction was executed before the execution of the IRET instruction in an interrupt program. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4230 | The FEND instruction was executed between the CHKCIR and CHKEND instructions. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4231 | The FEND instruction was executed between the IX and IXEND instructions. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program uses the $C J$ instruction.
[Ladder Mode]

[List Mode]

\begin{tabular}{|c|c|c|}
\hline Step \& Instruction \& Device <br>
\hline 0 \& $\stackrel{\text { LD }}{\text { OUT }}$ \& x0
$Y$

20 <br>
\hline 2 \& LD \& $\times \times \mathrm{B}$ <br>
\hline 3 \& CJ \& P23 <br>
\hline 5 \& LD \& $\times 13$ <br>
\hline 6 \& OUT \& Y30 <br>
\hline 7 \& LD \& $\times 14$ <br>
\hline 8 \& OUT \& Y31 <br>
\hline 9 \& FEND \& <br>
\hline 11 \& LD \& X1 <br>
\hline 12 \& OUT \& Y22 <br>
\hline 13 \& END \& <br>
\hline
\end{tabular}

5.6.2 END

Basic High
High
performanc
Process
Redundant
Universal
LCPU


## Function

(1) Indicates termination of programs, including main routine program, subroutine program, and interrupt programs. Execution of the END instruction will cause the CPU module to terminate the program that was being executed.

(2) The END instruction cannot be used during the execution of the main sequence program. If it is necessary to perform END processing during the execution of a program, use the FEND instruction.
(3) When programming in the ladder mode of a peripheral device, it is not necessary to input the END instruction.
(4) The use of the END and FEND instructions is broken down as follows for main routine programs, subroutine programs, and interrupt programs:


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4200 | The END instruction was executed before the execution of the NEXT instruction and after the execution of the FOR instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | The END instruction was executed before the execution of the RET instruction and after the execution of the CALL, FCALL, ECALL, or EFCALL instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4221 | The END instruction was executed before the execution of the IRET instruction in an interrupt program. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4230 | The END instruction was executed between the CHKCIR to CHKEND instructions. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4231 | The END instruction was executed between the IX to IXEND instructions. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

### 5.7 Other instructions

### 5.7.1 stop



## Function

(1) Resets the output ( $Y$ ) and stops the CPU module operation when the execution command is turned ON.
(The same result will take place if switch is turned to the STOP setting.)
(2) Execution of the STOP instruction will cause the value of b 4 to b 7 of the special register SD203 to become "3".

(3) In order to restart CPU module operations after the execution of the STOP instruction, return switch, which has been changed from RUN to STOP, back to the RUN position.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4200 | The STOP instruction was executed before the execution of the NEXT <br> instruction and after the execution of the FOR instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | The STOP instruction was executed before the execution of the RET <br> instruction and after the execution of the CALL/FCALL/ECALL/ <br> EFCALL/XCALL instruction. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4221 | The STOP instruction was executed before the execution of the IRET <br> instruction in an interrupt program. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4223 | The STOP instruction was executed in the fixed scan execution type <br> program. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4230 | The STOP instruction was executed between the CHKCIR to CHKEND <br> instructions. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4231 | The STOP instruction was executed between the IX to IXEND <br> instructions. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program stops the CPU module when X8 goes ON.
[Ladder Mode]


Stops the programmable controller when X 8 goes ON .

Sequence program
[List Mode]

| Step |  | Instruction |
| :---: | :--- | :--- |
|  |  | Device |
| 0 | LD | X8 |
| 1 | STOP |  |
| 2 | LD | XOA |
| 3 | OUT | Y13 |
| 4 | LD | YOB |
| 5 | OUT | Y23 |
| 6 | END |  |
|  |  |  |

### 5.7.2 NOP, NOPLF, PAGE $n$



## Function

## NOP

(1) This is a no operation instruction that has no impact on any operations up to that point.
(2) The NOP instruction is used in the following cases:
(a) To insert space for sequence program debugging.
(b) To delete an instruction without having to change the number of steps. (Replace the instruction with NOP.)
(c) To temporarily delete an instruction.

## NOPLF

(1) This is a no operation instruction that has no impact on any operations up to that point.
(2) The NOPLF instruction is used when printing from a peripheral device to force a page change at any desired location.
(a) When printing ladders

- A page break will be inserted between ladder blocks with the presence of the NOPLF instruction.
- The ladder cannot be displayed correctly if an NOPLF instruction is inserted in the midst of a ladder block. Do not insert an NOPLF instruction in the midst of a ladder block.
(b) When printing instruction lists
- The page will be changed after the printing of the NOPLF instruction.
(3) Refer to the Operating Manual for the peripheral device in use for details of printouts from peripheral devices.


## PAGE $n$

(1) This is a no operation instruction that has no impact on any operations up to that point.
(2) No processing is performed at peripheral devices with this instruction.

## Operation Error

(1) There is no operation error in the NOP, NOPLF, or PAGE instruction.

## Program Example

## NOP

(1) Contact closed ... Deletes the AND or ANI instruction.
[Ladder Mode]
[List Mode]

## Before change



## NOP, NOPLF, PAGE n

(2) Contact closed ... LD, LDI changed to NOP. (Note carefully that changing the LD and LDI instructions to NOP completely changes the nature of the ladder.)
[Ladder Mode]
Before change


After change

[Ladder Mode]

## Before change

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | ${ }_{\text {L }}$ D | X0 |
| $\rightarrow 2$ | NOP | Y16 |
| 3 | AND | T3 |
| 4 | OUT | Y66 |
| 5 | END |  |

[List Mode]


## After change



## NOPLF

[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 1 | LD | X0 |
| 1 | MOV | K1 D30 |
| 3 | MOV | K2 D40 |
| 5 6 | $\stackrel{\text { NOPLF }}{\text { LD }}$ | X1 |
| 7 | OUT | Y40 |
| 8 | END |  |

- Printing the ladder will result in the following:

- Printing an instruction list with the NOPLF instruction will result in the following:



## PAGE n

[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | PAGE | K5 |
| 1 | LD | $\times$ |
| 2 | AND | $\times 1$ |
| 3 | OUT | YO |
| 4 | LD | X2 |
| 5 | NOP |  |
| 6 | OUT | Y1 |
| 7 | NOPLF |  |
| 8 | PAGE | K6 |
| 9 | LD | X3 |
| 10 | OUT | Y2 |
| 11 | END |  |

## CHAPTER 6 basic instructions

## 6.1 <br> Comparison Operation Instructions

### 6.1.1

$=,<>,>,<=,<,>=$

(51), (32): Data for comparison or head number of the devices where the data for comparison is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J1] |  | U\|G! | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  |  | - |
| (52) | $\bigcirc$ |  |  |  |  |  |  |  | - |

## Function

(1) Treats BIN 16-bit data from device designated by (51) and BIN 16-bit data from device designated by (52) as an a normallyopen contact, and performs comparison operation.
(2) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol in | Condition | Comparison Operation Result | Instruction Symbol in | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $=$ | (52) $=$ (51) | Continuity | $=$ | (51) $\neq$ (52) | Non-continuity |
| <> | (51) $\neq$ (52) |  | < > | (52) $=$ (51) |  |
| > | (51) $>$ (52) |  | > | (51) $\leqq$ (52) |  |
| <= | (51) $\leqq$ (52) |  | <= | (51) $>$ (s2) |  |
| < | (51) < (s2) |  | < | (51) $\geqq$ (52) |  |
| >= | (S1) $\geqq$ (S2) |  | >= | (51) < (s2) |  |

(3) When (S1) and (52) are assigned by a hexadecimal constant and the numerical value (8 to F ) whose most significant bit (b15) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.

## Operation Error

(1) There is no operation error in the $=,<\rangle,\rangle,<=,<$, or $\rangle=$ instruction.

## Program Example

(1) The following program compares the data at X 0 to XF with the data at D 3 , and turns Y 33 ON if the data is identical. [Ladder Mode]
[List Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | $\begin{aligned} & \text { LD }=1 \\ & \text { OUT } \\ & \text { END } \end{aligned}$ | $\begin{array}{ll} \text { K4XO } \\ \text { Y33 } \end{array}$ |

(2) The following program compares BIN value K100 to the data at D3, and establishes continuity if the data in D3 is something other than 100.
[Ladder Mode]
[List Mode]

(3) The following program compares the BIN value 100 with the data at D3, and establishes continuity if the D3 data is less than 100.
[Ladder Mode]
[List Mode]


| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| Device |  |  |  |
| 0 | LD | M3 |  |
| 1 | LD> | K100 | D3 |
| 4 | OR | MM8 |  |
| 5 | ANB | Y33 |  |
| 6 | OUT |  |  |
| 7 | END |  |  |
|  |  |  |  |

(4) The following program compares the data in $D 0$ and $D 3$, and if the data in $D 0$ is equal to or less than the data in $D 3$, establishes continuity.
[Ladder Mode]
[List Mode]


| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| 2 | Device |  |  |
| 0 | LD | M3 |  |
| 1 | AND | M8 |  |
| 2 | OR $<=$ | DO |  |
| 5 | OUT | Y33 |  |
| 6 | END |  |  |
|  |  |  |  |

### 6.1.2

$$
D=, D<>, D>, D<=, D<, D>=
$$


(51), (32): Data for comparison or head number of the devices where the data for comparison is stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J1\% |  | UIG] | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | $\bigcirc$ |  |  |  |  |  |  |  | - |
| (3) | $\bigcirc$ |  |  |  |  |  |  |  | - |

## Function

(1) Treats BIN 32-bit data from device designated by (51) and BIN 32-bit data from device designated by (52) as an a normallyopen contact, and performs comparison operation.
(2) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol in | Condition | Comparison Operation Result | Instruction Symbol in | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D= | (52) $=$ (51) | Continuity | D= | (51) $\neq$ (32) | Non-continuity |
| D<> | (31) $\neq$ (52) |  | D<> | (52) $=$ (51) |  |
| D> | (51) $>$ (52) |  | D> | (51) $\leqq$ (52) |  |
| $\mathrm{D}<=$ | (S1) $\leqq$ (S2) |  | D<= | (51) $>$ (s2) |  |
| D< | (51) $<$ (s2) |  | D< | (51) $\geqq$ (s2) |  |
| D>= | (51) $\geqq$ (S2) |  | D>= | (51) < (52) |  |

(3) When (S1) and (52) are assigned by a hexadecimal constant and the numerical value (8 to F ) whose most significant bit (b31) is "1" is designated as a constant, the value is considered as a negative BIN value in comparison operation.
(4) Data used for comparison should be designated by a 32-bit instruction (DMOV instruction, etc.). If designation is made with a 16 -bit instruction (MOV instruction, etc.), comparisons of large and small values cannot be performed correctly.

## Operation Error

(1) There is no operation error in the $\mathrm{D}=, \mathrm{D}<>, \mathrm{D}>, \mathrm{D}<=, \mathrm{D}<$, or $\mathrm{D}>=$ instruction.

## Program Example

(1) The following program compares the data at X0 to X1F with the data at D3 and D4, and turns Y33 ON, if the data at X0 to X1F and the data at D3 and D4 match.
[Ladder Mode]
[List Mode]

(2) The following program compares BIN value K38000 to the data at D3, and D4, and establishes continuity if the data in D3 and D4 is something other than 38000 .
[Ladder Mode]
[List Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 6 7 | $\begin{aligned} & \text { LD } \\ & \text { ANDD<> } \\ & \text { OUT } \\ & \text { END } \end{aligned}$ | $\begin{array}{ll} \text { M3 } \\ \text { K38000 } \\ \text { Y33 } \end{array}$ |

(3) The following program compares BIN value K-80000 to the data at D3 and D4, and establishes continuity if the data in D3 and D4 is less than -80000.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :--- | :--- |
| 0 | LD | M3 |
| 1 | LDD | K-80000 |
| 6 | D3 |  |
| 7 | OR | ANB |
| 8 | AUT | Y33 |
| 9 | OND |  |
|  |  |  |

(4) The following program compares the data in D0 and D1 with the data in D3 and D4, and establishes continuity if the data in D0 and D1 is equal to or less than the data in D3 and D4.

## [Ladder Mode]



## [List Mode]


(51), (32): Data for comparison or head number of the devices where the data for comparison is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Jा? |  | UIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | $\bigcirc$ | - |
| (2) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | $\bigcirc$ | - |

*1: Available only in multiple Universal model QCPU and LCPU
(1) The 32-bit floating decimal point data from device designated by ©1 and 32-bit floating decimal point data from device designated by (²) as A normally-open contact, and performs comparison operation.
(2) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol in | Condition | Comparison Operation Result | Instruction Symbol in | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{E}=$ | (52) $=$ (51) | Continuity | E= | (51) $\neq$ (52) | Non-continuity |
| E<> | (S1) $\neq$ (S2) |  | E<> | (52) $=$ (51) |  |
| E> | (51) $>$ (s2) |  | E> | (51) $\leqq$ (32) |  |
| $\mathrm{E}<=$ | (51) $\leqq$ ( 52 |  | $\mathrm{E}<=$ | (51) $>$ (s2) |  |
| E< | (51) $<$ (s2) |  | E< | (51) $\geqq$ (52) |  |
| E>= | (51) $\geqq$ (S2) |  | E>= | (51) < (s2) |  |

## Point ${ }^{\circ}$

Note that use of the $E=$ instruction can on occasion result in situations where errors cause the two values not to be equal. Example


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is $-0 .{ }^{*} 2$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is -0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program compares 32-bit floating decimal point real number data at D 0 and D 1 to 32-bit floating decimal point real number data at D3 and D4.
[Ladder Mode]
[List Mode]

(2) The following program compares the floating decimal point real number 1.23 to the 32-bit floating decimal point real number data at D3 and D4.
[Ladder Mode]

## [List Mode]


(3) The following program compares 32-bit floating decimal point real number data at D0 and D1 to 32-bit floating decimal point real number data at D3 and D4.
[Ladder Mode]
[List Mode]


(4) The following program compares the 32-bit floating decimal point data at D0 and D1 to the floating decimal point real number 1.23.

> [Ladder Mode]
[List Mode]


| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| Device |  |  |  |
| 0 | LD | D3 |  |
| 1 | AND | M8 |  |
| 2 | ORES | E1.23 | D0 |
| 6 | OUT | Y33 |  |
| 7 | END |  |  |
|  |  |  |  |

### 6.1.4 ED=, ED<>, ED>, ED<=, ED<, ED>=


(51), (82): Data for comparison or head number of the devices where the data for comparison is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | UWIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  | - | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  | - |  |  | - | $\bigcirc$ | - |

## Function

(1) The 64-bit floating decimal point real number from device designated by (31) and 64-bit floating decimal point real number from device designated by (s2) as A normally-open contact, and performs comparison operation.
(2) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbol in | Condition | Comparison Operation Result | Instruction Symbol in | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ED= | (52) $=$ (51) | Continuity | ED= | (51) $\neq$ (s2) | Non-continuity |
| ED<> | (51) $\neq$ (s2) |  | ED<> | (52) $=$ (51) |  |
| ED> | (51) $>$ (s2) |  | ED> | (51) $\leqq$ (32) |  |
| ED<= | (51) $\leqq$ (52) |  | ED<= | (51) $>$ (52) |  |
| ED< | (51) < (s2) |  | ED< | (51) $\geqq$ (s2) |  |
| ED>= | (51) $\geqq$ (32) |  | ED>= | (51) $<$ (s2) |  |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-1022 \leqq \mid ~ S p e c i f i e d ~ d e v i c e ~ v a l u e ~} \mid<2^{1024}$ <br> The specified device value is -0. | - | - | - | - | - | 0 |

## Program Example

(1) The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.
[Ladder Mode]

(2) The following program compares the floating decimal point real number 1.23 with the 64 -bit floating decimal point real number data at D4 to D7.
[Ladder Mode]


(3) The following program compares 64-bit floating decimal point real number data at D0 to D3 with 64-bit floating decimal point real number data at D4 to D7.
[Ladder Mode]
[List Mode]


(4) The following program compares the 64-bit floating decimal point data at D0 to D3 with the floating decimal point real number 1.23.
[Ladder Mode]


## [List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| 0 | LD |  | Device |
| 0 | AND | M3 |  |
| 1 | ORED |  |  |
| 2 | M8 |  |  |
| 8 | OUT | DO | E1. 23 |
| 9 | END | Y33 |  |
|  |  |  |  |
|  |  |  |  |

## Caution

(1) Since the number of digits of the real number that can be input by Programing Tool is up to 15 digits, the comparison with the real number whose number of significant digits is 16 or more cannot be made by the instruction shown in this section. When judging match/mismatch with the real number whose significant digits is 16 or more by the instruction in this section, compare it with the approximate values of the real number to be compared and judge by the sizes.

Example When judging the match of E1.234567890123456+10 (Number of significant digits is 16) and the doubleprecision floating-point data.



When judging the mismatch of E1.234567890123456+10 (Number of significant digits is 16) and the double-precision floating-point data.
$\left.\left\lvert\, \begin{array}{lll}{[E D<=} & D 0 & E 1.23456789012345+10\end{array}\right.\right] \quad(\mathrm{Y} 20 \quad) \mid$


Whether D0 to D3 is within this range is checked.(Values on boundaries are included.)
6.1.5
$\$=, \$\langle \rangle, \$\rangle, \$<=, \$<, \$>=$

(51), (22): Data for comparison or head number of the devices where the data for comparison is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J।! |  | UIG] | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (2) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Compares the character string data designated by (51) with the character string data designated by (22) as a normally-open contact.
(2) A comparison operation involves the character-by-character comparison of the ASCII code of the first character in the character string.
(3) The character string data of (51) and (52) for comparison refers to the data stored at the range from the designated device number to the device number where $" 00_{\mathrm{H}}$ " code is stored.
(a) If all character strings match, the comparison result will be matched.


| Instruction Symbol in | Comparison Operation Result | Instruction Symbol in | Comparison Operation Result |
| :---: | :---: | :---: | :---: |
| $\$=$ | Continuity | $\$<=$ | Continuity |
| $\$<>$ | Non-continuity | $\$<$ | Non-continuity |
| $\$>$ | Non-continuity | $\$>=$ | Continuity |

(b) If the character strings are different, the character string with the larger character code will be the larger.



| Instruction Symbol in:... | Comparison Operation Result | Instruction Symbol in | Comparison Operation Result |
| :---: | :---: | :---: | :---: |
| $\$=$ | Non-continuity | $\$<=$ | Non-continuity |
| $\$<>$ | Continuity | $\$<$ | Non-continuity |
| $\$>$ | Continuity | $\$>=$ | Continuity |

(c) If the character strings are different, the first different sized character code will determine whether the character string is larger or smaller.

"123345"

$\square$


| Instruction Symbol in_ | Comparison Operation Result | Instruction Symbol in | Comparison Operation Result |
| :---: | :---: | :---: | :---: |
| $\$=$ | Non-continuity | $\$<=$ | Continuity |
| $\$<>$ | Continuity | $\$<$ | Continuity |
| $\$>$ | Non-continuity | $\$>=$ | Non-continuity |

(4) If the character strings designated by (51) and (32) are of different lengths, the data with the longer character string will be larger.

| (51)$\mathrm{b} 15 \cdots-\mathrm{b} 8 \mathrm{~b} 7 \cdots-\mathrm{l}$ <br> 32 H (2) 31 н (1) |  |  |  | (52) | b15--- b8 b7---- b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 32H (2) |  | + |
| (51) +1 | 34H (4) | (4) 33 H |  |  | 34- (4) | ! 33 | 3H |
| (51) +2 | 36н (6) | 6) 35 H |  |  | (32) +2 | 36H (6) | 35 | H |
| (51) +3 | 00H | ${ }^{37}{ }_{\text {H }}$ |  | (32) +3 | 00н |  | 00 ${ }^{\text {H}}$ |
|  |  | 234567" |  |  |  | 456 |  |


| Instruction Symbol in. | Comparison Operation Result | Instruction Symbol in | Comparison Operation Result |
| :---: | :---: | :---: | :---: |
| $\$=$ | Non-continuity | $\$<=$ | Non-continuity |
| $\$<>$ | Continuity | $\$<$ | Non-continuity |
| $\$>$ | Continuity | $\$>=$ | Continuity |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The code "00H" does not exist within the range of the relevant device, <br> starting from the device specified by (1) and (22). <br> The number of character strings of (s) and (22) exceeds 16383. | - | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

The character string data comparison instruction checks the device range while comparing the designated character string data. For this reason, if the " $00_{\mathrm{H}}$ " code does not exist in the relevant device range, the instruction outputs the comparison result instead of returning an operation error when no match of characters is detected.


If (S1) and (s2) data are as shown above, the second character of (51) does not match with that of (s2), and the comparison result is expressed as (51) $=$ (52) (the operation result is "non-conductive"). Though the " $00_{\mathrm{H}}$ " code is not included within the (51) device range, no operation error is returned, because the no-match is detected at D12287, which is within the device range.

## Program Example

(1) The following program compares character strings stored following D0 and characters following D10.
[Ladder Mode]

## [List Mode]


(2) The following program compares the character string "ABCDEF" with the character string stored following D10.
[Ladder Mode]
[List Mode]
[

(3) The following program compares the character string stored following D10 with the character string stored following D100.
[Ladder Mode]
[List Mode]

(4) The following program compares the character string stored following D200 with the character string "12345".

## [Ladder Mode]


[List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| Device |  |  |  |
| 0 | LD | M3 |  |
| 1 | AND | M8 |  |
| 2 | OR $\$<=$ | D200 | "12345" |
| 8 | OUT | Y33 |  |
| 9 | END |  |  |
|  |  |  |  |


(51) : Data to be compared or head number of the devices where the data to be compared is stored (BIN 16 bits)
(22) : Head number of the devices where the comparison data is stored (BIN 16 bits)
(D) : Head number of the devices where the comparison operation result will be stored (bits)
n : Number of comparison data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U:IG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Compares BIN 16-bit data the nth point from the device number designated by (31) with BIN 16-bit data the nth point from the device number designated by (s2), and stores the result from the device designated by (D) onward.
(a) If the comparison condition has been met, the device designated by (D) will be turned ON.
(b) If the comparison condition has not been met, the device designated by (D) will be turned OFF.

(2) The comparison operation is conducted in 16-bit units.
(3) The constant designated by (51) can be between -32768 and 32767 (BIN 16-bit data).

(4) The results of the comparison operations for the individual instructions are as follows:

| Instruction Symbols | Condition | Comparison Operation Result | Instruction Symbols | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BKCMP= | (52) $=$ (51) | ON (1) | BKCMP= | (51) $\neq$ (52) | OFF (0) |
| BKCMP<> | (51) $\neq$ (52) |  | BKCMP<> | (52) $=$ (51) |  |
| BKCMP> | (51) $>$ (52) |  | BKCMP> | (51) $\leqq$ (52) |  |
| BKCMP<= | (51) $\leqq$ (52) |  | BKCMP<= | (51) $>$ (s2) |  |
| BKCMP< | (51) < (52) |  | BKCMP< | (51) $\geqq$ (52) |  |
| BKCMP>= | (S1) $\geqq$ (S2) |  | BKCMP>= | (51) $<$ (52) |  |

(5) If all comparison results stored n points from (D) are ON (1), SM704 (block comparison signal) goes ON.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in $n$ exceeds those of each device specified in (51), (52), or (D). <br> The ranges of devices starting from the one specified in (s1) and (D) overlap by n points. <br> The ranges of devices starting from the one specified in (82) and (D) overlap by n points. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program compares, when X20 is turned ON, the data stored at D100 to D103 with the data stored at R0 to R3 and stores the operation result into the area starting from M10.

## [Ladder Mode]

[List Mode]

[Operation]


D0 4
(2) The following program compares, when X1C is turned ON, the constant K1000 with the data stored at D10 to D13, and stores the operation result at b4 to b7 in D0.
[Ladder Mode]
[List Mode]

[Operation]



## DBKCMPロ，DBKCMPロP

（3）The following program compares，when X20 is turned ON，the data at D10 to D12 with the data at D30 to D32，and stores the operation result into the area starting from M100．
The following program transfers the character string＂ALL ON＂to D100 onward when all devices from M100 onward have reached the 1 ＂ON＂state．
［Ladder Mode］
［List Mode］

［Operation］

|  | b15－ | －－－－－b |  |  | 15－－－ | －－－－－ | $\square$ | M100 |  | SM704 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D10 | 1234 | （BIN） |  | D30 | 4321 | （BIN） |  |  | ON |  |
| D11 | 5678 | （BIN） | $\leqq$ | D31 | 5678 | （BIN） |  | M101 | ON | ON |
| D12 | 9876 | （BIN） |  | D32 | 9999 | （BIN） |  | M102 | ON |  |



## 6．1．7 DВКСМРロ，ДВКСМРロР



0．1．7．
－ $\mathrm{QnU}(\mathrm{D})(\mathrm{H}) \mathrm{CPU}, \mathrm{QnUDE}(\mathrm{H}) \mathrm{CPU}:$ The serial number（first five digits）is＂10102＂or later．


[^1]| Setting Data | Internal Devices |  | R，ZR | J！ |  | U | Zn | Constants K，H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| （51） | － | $\bigcirc$ | $\bigcirc$ | － |  |  |  | $\bigcirc$ | － |
| （52） | － | $\bigcirc$ | $\bigcirc$ | － |  |  |  | － | － |
| （D） | $\bigcirc$ | － | $\bigcirc$ | － |  |  |  | － | － |
| n | － | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ | － |

## Function

(1) This instruction compares BIN 32-bit data stored in n-point devices starting from the device specified by (51) with BIN 32bit data stored in n-point devices starting from the device specified by a constant and (s2) and then stores the result into the nth device specified by (D) and up.
(a) If the comparison condition has been met, the corresponding devices specified by (D) will be turned on.
(b) If the comparison condition has not been met, the corresponding devices specified by © will be turned off.

(2) The comparison operation is executed in 32-bit units.
(3) The constant in the device specified by (31) can be between -2147483648 and 2147483647 (BIN 32-bit data).
(S1) +1 ,


b31 | $32700(\mathrm{BIN})$ |
| ---: |
| $40000(\mathrm{BIN})$ |
| $32800(\mathrm{BIN})$ |
| 2 |
| $2147400(\mathrm{BIN})$ |

Operation result

(4) (D) specifies out of the device range of n-point devices starting from the device specified by (51) and (32).
(5) The following table shows the results of the comparison operations for each individual instruction.

| Instruction Symbols | Condition | Comparison Operation Result | Instruction Symbols | Condition | Comparison Operation Result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DBKCMP= | (52) $=$ (51) | ON (1) | DBKCMP= | (51) $\neq$ (s2) | OFF (0) |
| DBKCMP<> | (31) $\neq$ (s2) |  | DBKCMP<> | (52) $=$ (51) |  |
| DBKCMP> | (51) $>$ (52) |  | DBKCMP> | (51) $\leqq$ (52) |  |
| DBKCMP<= | (51) $\leqq$ (52) |  | DBKCMP<= | (51) $>$ (52) |  |
| DBKCMP< | (51) < (s2) |  | DBKCMP< | (51) $\geqq$ (s2) |  |
| DBKCMP>= | (51) $\geqq$ (52) |  | DBKCMP>= | (51) < (s2) |  |

(6) If all comparison results stored into the devices starting from the device specified by (D) to nth device are on(1), or one of the results is off(2), the special relays will be on or off in accordance with the conditions as follows.

| No. | Number | When all results of comparison operations are on(1) |  |  | When results of comparison operations have a result of off(0) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Initial execution/ Scan | Interrupt (other than 145)/Fixed scan execution | Interrupt(145) | Initial execution/ Scan | Interrupt (other than 145)/Fixed scan execution | Interrupt(145) |
| 1 | SM704 | ON | ON | ON | OFF | OFF | OFF |
| 2 | SM716 | ON | - | - | OFF | - | - |
| 3 | SM717 | - | ON | - | - | OFF | - |
| 4 | SM718 | - | - | ON | - | - | OFF |

In a standby program, a special relay depending on the caller program turns on or off.
(7) If the value specified by n is 0 , the instruction will be not processed.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | A negative value is specified for n . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points specified in $n$ exceeds those of each device specified in (51), (32), or (D). <br> The ranges of devices starting from the one specified in (51) and (D) overlap by n points. <br> The ranges of devices starting from the one specified in (22) and (D) overlap by n points. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program compares the value data stored at R0 to R5 with the value data stored at D20 to D25, and then stores the operation result into Y 0 to Y 2 , when M0 is turned on.
[Ladder Mode]

[List Mode]

[Operation]

| b31 | b0 |
| :---: | :---: |
| R1,R0 | -2147483000 |
| R3,R2 | 0 |
| R5,R4 | 2147483000 |
|  |  |


| b31 | b0 |
| :---: | :---: |
|  | -2147483000 |
| D21,D20 | 1 |
| D23,D22 | 1 |
| D25,D24 | 2147482999 |
|  |  |


| Y 0 | OFF | $(0)$ |
| ---: | ---: | ---: |
| Y 1 | ON | $(1)$ |
| Y 2 | ON | $(1)$ |
|  |  |  |

(2) The following program compares the constant with the value data stored at D0 to D9, and then stores the operation result into D10.5 to D10.9, when M0 is turned on.
[Ladder Mode]

[List Mode]

[Operation]


Point ${ }^{P}$
When certain bits are specified in a word device，bits other than the certain bits that store the operation result do not change．

| D10．F D10．0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Before execution | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| D10．F |  |  |  |  |  |  |  |  |  |  |  | D10．0 |  |  |  |  |
| After execution | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| No change No change |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

（3）The following program compares the value data stored at D0 to D5 with the value data stored at D10 to D15，and then stores the operation result into M20 to M22，when M0 is turned on．Also，the program transfers the character string＂ALL ON＂to D100 and up when all devices from M20 to M22 have reached the on status．

## ［Ladder Mode］

## ［List Mode］



## ［Operation］

| b31 |  |
| :---: | :---: |
| D1，D0 | -2147483000 |
|  | 60000 |
| D3，D2 | -900000 |
| D5，D4 |  |


|  | b31 |  |
| :---: | :---: | :---: |
|  | D11，D10 | －2147483000 |
| $<=$ | D13，D12 | 60001 |
|  | D15，D14 | －899999 |


| M20 <br> M21 <br> M22 | ON | （1） |
| :---: | :---: | :---: |
|  | ON | （1） |
|  | ON | （1） |

When all operation results are on（1）， the special relays corresponding to each program turn on（1）．
（Since this program examples refer to scan programs，SM704 and SM716 turn on（1），SM7171 and SM718 do not change in the scan program）


### 6.2 Arithmetic Operation Instructions

6.2.1

$$
+,+\mathbf{P},-,-\mathbf{P}
$$

1 When two data are set $(\mathrm{D})+(\mathrm{S}) \rightarrow(\mathrm{D}),(\mathrm{D})-(\mathrm{S}) \rightarrow$ (D)

(S) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

$+$
(1) Adds 16-bit BIN data designated by © to 16-bit BIN data designated by © and stores the result of the addition at the device designated by (D).

(2) Values for (S) and (D) can be designated between - 32768 and 32767 (BIN, 16 bits).
(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

| $\begin{array}{r} \text { K32767 } \\ \text { (7FFFH) } \end{array}$ | $\begin{aligned} & +\mathrm{K} 2 \\ & (0002 \mathrm{H} \end{aligned}$ | $\begin{aligned} & 32767 \\ & 1 \mathrm{H}) \end{aligned}$ | Since bit 15 value is " 1 ", result of operation takes a negative value. |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { K-3276 } \\ & (8000 \mathrm{H}) \end{aligned}$ | $\begin{aligned} & +\mathrm{K}-2 \\ & \text { (FFFEH) } \end{aligned}$ | (7FFEH) | Since bit 15 value is " 0 ", result of operation takes a positive value. |

(1) Subtracts 16 -bit BIN data designated by (D) from 16-bit BIN data designated by © and stores the result of the subtraction at the device designated by (D).

(2) Values for (S) and (D) can be designated between - 32768 and 32767 (BIN, 16 bits).
(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

| $\begin{aligned} & \mathrm{K}-32768-\mathrm{K} 2 \\ & (8000 \mathrm{H}) \quad(0002 \mathrm{H}) \end{aligned}$ | $\rightarrow \underset{(7 \mathrm{FFEh})}{\mathrm{K} 32766}$ | Since bit 15 value is " 0 ", result of operation takes a positive value. |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { K32767 } \\ & \text { (7FFFH) }- \text { K-2 } \\ & \text { (FFFEH) } \end{aligned}$ | $\begin{gathered} \mathrm{K}-32767 \\ (8001 \mathrm{H}) \end{gathered}$ | Since bit 15 value is "1", result of operation takes a negative value. |

## Operation Error

(1) There is no operation error in the $+(P)$ or $-(P)$ instruction.

2 When three data are set $($ (51) + (32 $\rightarrow$ (D), (51) - (52) $\rightarrow$ (D)

(S1) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)
(52) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
(D) : Head number of the devices where the addition/subtraction operation result will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | गा? |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (32) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

$+$
(1) Adds 16-bit BIN data designated by (S1) to 16-bit BIN data designated by (52) and stores the result of the addition at the device designated by (D).

(2) Values for (51), (32) and (D) can be designated between (D) -32768 and 32767 (BIN, 16 bits).
(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

| $\begin{array}{r} \text { K32767 } \\ (7 F F F H) \end{array}$ | $\begin{aligned} & +\mathrm{K} 2 \\ & (0002 \mathrm{H}) \end{aligned}$ | $\rightarrow \underset{(8001 \mathrm{H})}{\mathrm{K}-32767}$ | Since bit 15 value is " 1 ", result of operation takes a negative value. |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { K-32768 } \\ & (8000 \mathrm{H}) \end{aligned}$ | $+K-2$ <br> (FFFEn) | K32766 <br> (7FFEн) | Since bit 15 value is " 0 ", result of operation takes a positive value. |

(1) Subtracts 16-bit BIN data designated by (51) from 16-bit BIN data designated by (®2) and stores the result of the subtraction at the device designated by (D).

(2) Values for (①),(52) and (D) can be designated between (D) -32768 and 32767 (BIN, 16 bits).
(3) The judgment of whether data is positive or negative is made by the most significant bit (b15).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.


## Operation Error

(1) There is no operation error in the $+(P)$ or $-(P)$ instruction.

## Program Example

(1) The following program adds, when X 5 is turned ON , the data at D 3 and D 0 and outputs the operation result at Y 38 to Y3F.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{LD} \\ & +\mathrm{P} \\ & \text { NND } \end{aligned}$ | $\times 5$ 03 | D0 | K2Y38 |

(2) The following program outputs the difference between the set value for timer T 3 and its present value in BCD to Y 40 to Y53.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 3$ |  |  |
| 5 | OUT | T3 | K18000 |  |
| 5 | LD | SM18000 |  | D3 |
| 10 | DBCD |  | K5Y40 | D |
| 13 | END |  |  |  |

6.2.2 D+, D+P, D-, D-P

1 When two data are set $((\mathrm{D})+1,(\mathrm{D})+(\mathrm{S})+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1,(\mathrm{D}),(\mathrm{D})+1,(\mathrm{D})-(\mathrm{S})+1,(\mathrm{~S}) \rightarrow(\mathrm{D})+1,(\mathrm{D}))$


## Function

## D+

(1) Adds 32-bit BIN data designated by (D) to 32-bit BIN data designated by © , and stores the result of the addition at the device designated by (D).

(2) The values for (S) and (D) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

| K2147483647 (7FFFFFFFH) <br> (7FFFFFFFFH) | $\underset{(00000002 \mathrm{H})}{+\mathrm{K} 2} \underset{(80000001 \mathrm{H})}{\mathrm{K}-2147483647}$ | Since bit 31 value is "1", result of operation takes a negative value. |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { K-2147483648 } \\ & (80000000 \mathrm{H}) \end{aligned}$ | $\underset{\text { (FFFFFFFEH) }}{+\mathrm{K}-2} \mathrm{~K} 2147483646$ | Since bit 31 value is " 0 ", result of operation takes a positive value. |

D-
(1) Subtracts 32-bit BIN data designated by (D) from 32-bit BIN data designated by © and stores the result of the subtraction at the device designated by (D).

(2) The values for (S) and (D) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative


## D+, D+P, D-, D-P

(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

| $\begin{aligned} & \text { K-2147483648 } \\ & (8000000 \mathrm{H}) \end{aligned}$ | $\underset{\text { (00000002H) }}{\text { K2 }} \underset{\text { (7FFFFFFEH) }}{\text { K2147483646. }}$ | Since bit 31 value is " 0 ", result of operation takes a positive value. |
| :---: | :---: | :---: |
| $\begin{aligned} & \cdot \mathrm{K} 2147483647 \\ & (80000000 \mathrm{H}) \end{aligned}$ | $-\underset{(\text { FFFFFFFEH })}{\mathrm{K}-2} \underset{(80000001 \mathrm{H})}{\mathrm{K}-214748647}$ | Since bit 31 value is "1", <br> result of operation takes a negative value. |

## Operation Error

(1) There is no operation error in the $\mathrm{D}+(\mathrm{P})$ or $\mathrm{D}-(\mathrm{P})$ instruction.



[^2]| Setting Data | Internal Devices |  | R, ZR | J! |  | U!IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (52) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## D+

(1) Adds 32-bit BIN data designated by (31) to 32-bit BIN data designated by (32), and stores the result of the addition at the device designated by (D).

(2) The values for (S1), (52) and (D) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

| K2147483647 <br> (7FFFFFFFH) | $\begin{aligned} & +\mathrm{K} 2 \\ & (00000002 \mathrm{H}) \end{aligned}$ | $\begin{aligned} & \text { K-2147483647 } \cdots \\ & (80000001 \mathrm{H}) \end{aligned}$ | Since bit 31 value is "1", result of operation takes a negative value. |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { K-2147483648 } \\ & (80000000 \mathrm{H}) \end{aligned}$ | $\xrightarrow[\text { (FFFFFFFEH) }]{+\mathrm{K}-2}$ | K2147483646 …. <br> (7FFFFFFEн) | Since bit 31 value is " 0 ", result of operation takes a positive value. |

D-
(1) Subtracts 32-bit BIN data designated by (51) from 32-bit BIN data designated by ©2 and stores the result of the subtraction at the device designated by (D).

(2) The values for (51), (52) and (D) can be designated at between - 2147483648 and 2147483647 (BIN 32 bits).
(3) Judgment of whether the data is positive or negative is made on the basis of the most significant bit (b31).

- 0: Positive
- 1: Negative
(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

| $\begin{aligned} & \text { K-2147483648 } \\ & (80000000 \mathrm{H}) \end{aligned}$ | $\underset{(00000002 \mathrm{H})}{-\mathrm{K} 2} \underset{(7 F F F F F F E H)}{ } \mathrm{K} 2147483646 .$ | Since bit 31 value is " 0 ", result of operation takes a positive value. |
| :---: | :---: | :---: |
| (7FFFFFFFH) | $\underset{\text { (FFFFFFFEH) }(80000001 \mathrm{H})}{-\mathrm{K}-2} \underset{\text { K }}{ }$ | ince bit 31 value is " 1 ", sult of operation takes a nega |

## Operation Error

(1) There is no operation error in the $\mathrm{D}+(\mathrm{P})$ or $\mathrm{D}-(\mathrm{P})$ instruction.

## Program Example

(1) The following program adds 28-bit data from X 10 to X 2 B to the data at D9 and D10 when X 0 goes ON , and outputs the result of the operation to Y30 to Y4B.
[Ladder Mode]
[List Mode]

(2) The following program subtracts the data from M0 to M23 from the data at D0 and D1 when XB goes ON, and stores the result at D10 and D11.
[Ladder Mode] [List Mode]


(51) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BIN 16 bits)
(22) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BIN 16 bits)
(D) : Head number of the devices where the multiplication/division operation result will be stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U:1G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (52) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

(1) Multiplies BIN 16-bit data designated by (31) and BIN 16-bit data designated by (22), and stores the result in the device designated by (D).

(2) If (D) is a bit device, designation is made from the lower bits.

Example
K1..........Lower 4 bits (b0 to b3)
K4..........Lower 16 bits (b0 to b15)
K8.......... 32 bits (b0 to b31)
(3) Values for (51) and (52) can be designated between -32768 and 32767 (BIN, 16 bits).
(4) Judgments whether (51), (52), and (ㅁ) are positive or negative are made on the basis of the most significant bit (b15 for (51), and (52), for ( (D) and b31).

- 0: Positive
- 1: Negative
(1) Divides BIN 16-bit data designated by (31) and BIN 16-bit data designated by (32), and stores the result in the device designated by (D).

(2) If a word device has been used, the result of the division operation is stored as 32 bits, and both the quotient and remainder are stored; if a bit device has been used, 16 bits are used and only the quotient is stored.
Quotient: Stored at the lower 16 bits.
Remainder: Stored at the upper 16 bits (Stored only when using a word device).
(3) Values for (S1) and (52) can be designated between - 32768 and 32767 (BIN 16 bits).
(4) Judgment whether values for (51), (32), (D) and (D)+1 are positive or negative is made on the basis of the most significant bit (b15). (Sign is attached to both the quotient and remainder.)
- 0: Positive
- 1: Negative


## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The divisor is 0. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program multiplies " 5678 " by " 1234 " in BIN and stores the result at D3 and D4 when X5 turns ON.
[Ladder Mode]
[List Mode]
$\left.\begin{array}{llllll} & \text { K. } & \text { KP } & \text { K5678 } & \text { K1234 } & \text { D3 } \\ \hline\end{array}\right] \mid$

(2) The following program multiplies BIN data at X 8 to XF by BIN data at X 10 to X 1 B , and outputs the result of the multiplication to Y30 to Y3F.
[Ladder Mode]
[List Mode]

(3) The following program divides, when X 3 is turned ON , the data at X 8 to XF by 3.14 and outputs the operation result at Y30 to Y3F.

[List Mode]


(51) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BIN 32 bits)
(32) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BIN 32 bits)
(D) : Head number of the devices where the multiplication/division operation result will be stored (BIN 64 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju: |  | U:IG | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| (52) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| (D) | $\bigcirc$ |  |  | - |  |  |  |  | - |

## Function

## D*

(1) Multiplies BIN 32-bit data designated by (51) and BIN 32-bit data designated by (22), and stores the result in the device designated by (D).

| (51) +1 |  | (32) +1 (32 | (D) +3 (D) +2 (D) +1 (D) |
| :---: | :---: | :---: | :---: |
| b31-b16 b15--b0 |  | b31-b16 b15--b0 | b63--b48 b47-b32 b31-b16 b15--b0 |
| 567890 (BIN) | $\times$ | 123456 (BIN) | 70109427840 (BIN) |

(2) If © is a bit device, only the lower 32 bits of the multiplication result will be considered, and the upper 32 bits cannot be designated.

Example K1...........Lower 4 bits (b0 to b3)
K4...........Lower 16 bits (b0 to b15)
K8............Lower 32 bits (b0 to b31)
If the upper 32 bits of the bit device are required for the result of the multiplication operation, first temporarily store the data in a word device, then transfer the word device data to the bit device by designating (D +2 ) and ( (D) +3 ) data.
(3) The values for (51) and (52) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
(4) Judgments whether (①), (22), and (D) are positive or negative are made on the basis of the most significant bit (b31 for (31) and (22), b63 for (D).

- 0: Positive
- 1: Negative

D/
(1) Divides BIN 32-bit data designated by (51) and BIN 32-bit data designated by (92), and stores the result in the device designated by (D).
(2) With a word device, the division operation result is stored in 64 bits and both the quotient and remainder are stored. With a bit device, only the quotient is stored as the operation result in 32 bits.
Quotient : Stored at the lower 32 bits.
Remainder: Stored at the upper 32 bits (Stored only when using a word device).
(3) The values for (51) and (52) can be designated at between -2147483648 and 2147483647 (BIN 32 bits).
(4) Judgment whether values for (51), (32), (D) and (D) +2 are positive or negative is made on the basis of the most significant bit (b31).
(Sign is attached to both the quotient and remainder.)

- 0: Positive
- 1: Negative


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) is turned ON, and the corresponding error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The divisor is 0. | $O$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program multiplies the BIN data at D7 and D8 by the BIN data at D18 and D19 when X5 is ON, and stores the result at D1 to D4.
[Ladder Mode]
[List Mode]

(2) The following program outputs the value resulting when the data at X 8 to XF is multiplied by 3.14 to Y 30 to Y 3 F when X 3 is ON .

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} 0 \\ 1 \\ 5 \\ 10 \\ 12 \end{array}$ | $\begin{aligned} & L D \\ & * P \\ & \text { D/P } \\ & \text { MOVP } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \text { X3 } \\ & \text { K2X8 } \\ & \text { D0 } \end{aligned}$ | $\begin{aligned} & K 314 \\ & K 100 \\ & K 4 Y 30 \end{aligned}$ | D0 D2 |

1 When two data are set $($ (D) $+(S) \rightarrow$ (D), (D) $-(S) \rightarrow$ (D)

(S) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 4 digits)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U!IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## B+

(1) Adds the BCD 4-digit data designated by © and the BCD 4-digit data designated by © , and stores the result of the addition at the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (S) and (D).
(3) If the result of the addition operation exceeds 9999, the higher bits are ignored. The carry flag in this case does not go ON.

| 6 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- |$+$| 3 | 5 | 8 | 3 |
| :--- | :--- | :--- | :--- |$\Rightarrow$| 0 | 0 | 1 | 5 |
| :--- | :--- | :--- | :--- |

B-
(1) Subtracts the BCD 4-digit data designated by © and the BCD 4-digit data designated by © , and stores the result of the subtraction at the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (S) and (D).
(3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.

| 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- |$-$| 0 | 0 | 0 | 3 |
| :--- | :--- | :--- | :--- |$\rightarrow$| 9 | 9 | 9 | 8 |
| :--- | :--- | :--- | :--- |

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | LCPU

## Program Example

(1) The following program adds BCD data 5678 and 1234, stores it at D993, and at the same time outputs it to from Y 30 to Y3F.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
|  | Device |  |  |
| 0 | LD | SM400 |  |
| 1 | MOVP | H5678 | D993 |
| 3 | B+P | H1234 | D993 |
| 6 | MOVP | D993 | K4Y30 |
| 8 | END |  |  |

(2) The following program subtracts the BCD data 4321 from 7654, stores the result at D10, and at the same time outputs it to Y30 to Y3F.

## [Ladder Mode]



## [List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
|  |  | LD | SM400 |  |
| 1 | MOVP | H764 | D10 |  |
| 3 | B-P | H4321 | D10 |  |
| 6 | MOVP | D10 | K4Y30 |  |
| 8 | END |  |  |  |

2 When three data are set $($ (S1) + (32) $\rightarrow$ (D), (S1) - (S2) $\rightarrow$ (D)
(51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BCD 4 digits)
(32) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 4 digits)
(D) : Head number of the devices where the addition/subtraction operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | गा! |  | U\|GI | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (22) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## B+

(1) Adds the BCD 4-digit data designated by (31) and the BCD 4-digit data designated by (32), and stores the result of the addition at the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (51), (22) and (D).
(3) If the result of the addition operation exceeds 9999, the higher bits are ignored. The carry flag in this case does not go ON.

| 6 | 4 | 3 | 2 |
| :--- | :--- | :--- | :--- |$+$| 3 | 5 | 8 | 3 |
| :--- | :--- | :--- | :--- |$\leftarrow$| 0 | 0 | 1 | 5 |
| :--- | :--- | :--- | :--- |

B-
(1) Subtracts the BCD 4-digit data designated by (51) and the BCD 4-digit data designated by (82), and stores the result of the subtraction at the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (51), (22) and (D).
(3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.

| 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- |$-$| 0 | 0 | 0 | 3 |
| :--- | :--- | :--- | :--- |$\Rightarrow$| 9 | 9 | 9 | 8 |
| :---: | :---: | :---: | :---: |

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | (SI) or (2) BCD data is outside the 0 to 9999 range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the D 3 BCD data and the Z 1 BCD data when X 20 goes ON , and outputs the result to Y 8 to Y17.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $L_{\text {L }}$ | $\times 20$ | 71 | K4Y8 |
| 5 | END |  | 21 | K4Y8 |

(2) The following program subtracts the BCD data at D20 from the BCD data at D10 when X 20 goes ON , and stores the result at R10.
[Ladder Mode]
[List Mode]


| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X20 |  |  |
| 1 | B-P | D10 | D20 | R10 |
| 5 | END |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

### 6.2.6 DB+, DB+P, DB-, DB-P

1 When two data are set $((\mathrm{D})+1,(\mathrm{D})+(\mathrm{S})+1,(\mathrm{~S}) \rightarrow(\mathrm{D}+1,(\mathrm{D}),(\mathrm{D})+1,(\mathrm{D})-(\mathrm{S})+1,(\mathrm{~S}) \rightarrow(\mathrm{D})+1,(\mathrm{D}))$

(5) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (BCD 8 digits)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (BCD 8 digits)

| Setting Data | Internal Devices |  | R, ZR | Ju: |  | UWIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## DB+

(1) Adds the BCD 8-digit data designated by (D) and the BCD 8-digit data designated by © , and stores the result of the addition at the device designated by (D).

(2) 0 to 99999999 (BCD 8 digits) can be assigned to (S) and (D).
(3) If the result of the addition operation exceeds 99999999 , the upper bits will be ignored. The carry flag in this case does not go ON.

$$
\begin{array}{|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|l|}
\hline 9 & 9 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline 0 & 1 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline 0 & 0 & 6 & 5 & 4 & 3 & 2 & 1 \\
\hline
\end{array}
$$

## DB-

(1) Subtracts the BCD 8-digit data designated by ( $\mathfrak{D}$ and the BCD 8-digit data designated by © , and stores the result of the subtraction at the device designated by (D).

(2) 0 to 99999999 (BCD 8 digits) can be assigned to (S) and (D).
(3) The following will result if an underflow is generated by the subtraction operation: The carry flag in this case does not go ON.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The (S) or (D) BCD data is outside the 0 to 99999999 range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the BCD data 12345600 and 34567000 , stores the result at D887 and D888, and at the same time outputs them to from Y30 to Y4F.
[Ladder Mode]
$\left.\begin{array}{lllll} & \text { [DMOVP H12345600 } & \text { D887 } & \end{array}\right]$ Stores 12345600 in BCD to D887 and D888.
[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 4 | DMOVP | H12345600 |
| 4 8 | DB+P DMOVP | ${ }_{\text {D }}^{\text {D } 8857567000 ~}{ }_{\text {K8Y }}$ |
| 11 | END | D887 K8Y30 |

(2) The following program subtracts the BCD data 98765432 from 12345678, stores the result at D100 and D101, and at the same time outputs it from Y30 to Y4F.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 4 | DMOVP | $H 98765432$ $H 12345678$ | D100 |
| 8 | DMOVP | D100 K8×30 |  |
| 11 | END | d |  |

2 When three data are set $(($ (S1) $+1,(31)+($ (22 $)+1,(22) \rightarrow($ (D) $+1,(\mathrm{D})$, ,(S1) $+1,(3))-($ (S2 $)+1,(32) \rightarrow($ (D) $+1,(\mathrm{D}))$


## DB+

(1) Adds the BCD 8-digit data designated by (31) and the BCD 8-digit data designated by (22), and stores the result of the addition at the device designated by (D).

(2) 0 to 99999999 (BCD 8 digits) can be assigned to (31), (22) and (D).
(3) If the result of the addition operation exceeds 99999999, the upper bits will be ignored.

The carry flag in this case does not go ON.

## DB-

(1) Subtracts the BCD 8-digit data designated by (51) and the BCD 8-digit data designated by (32), and stores the result of the subtraction at the device designated by (D).

(2) 0 to 99999999 (BCD 8 digits) can be assigned to (51), (22) and (D).
(3) The following will result if an underflow is generated by the subtraction operation:

The carry flag in this case does not go ON.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The (37), (2) or (D) BCD data is outside the 0 to 99999999 range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the BCD data at D3 and D4 to the BCD data at Z 1 and $Z 2$ when X 20 goes ON , and stores the result at R10 and R11.
[Ladder Mode]
[List Mode]
$54\left[\begin{array}{llll}D B+P & D 3 & Z 1 & R 10\end{array}\right]$

6.2.7
$B^{*}, B^{*} P, B /, B / P$
Basic
High
performanc
Proces
Redundant
Universa
LCPU


## Function

B*
(1) Multiplies BCD data designated by (51) and BCD data designated by (52), and stores the result in the device designated by (D).

(2) 0 to 9999 (BCD 4 digits) can be assigned to (31) and (22).

B/
(1) Divides BCD data designated by (51) and BCD data designated by (52), and stores the result in the device designated by (D).

(2) Uses 32 bits to store the result of the division as quotient and remainder

Quotient (BCD 4 digits) :Stored at the lower 16 bits.
Remainder (BCD 4 digits) :Stored at the upper 16 bits.
(3) If (D) has been designated as a bit device, the remainder of the operation will not be stored.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | LCPU <br> The (s1) or (22) BCD data is outside the 0 to 9999 range. <br> The divisor is 0. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program multiplies, when X 20 is turned ON , the BCD data at X 0 to XF by the BCD data at D8 and stores the operation result at D0 to D1.
[Ladder Mode] [List Mode]

[Operation]

(2) The following program divides 5678 by the BCD data 1234, stores the result at D502 and D503, and at the same time outputs the quotient to Y30 to Y3F.
[Ladder Mode]
[List Mode]


## [Operation]



(S1) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (BCD 8 digits)
(52) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (BCD 8 digits)
(D) : Head number of the devices where the multiplication/division operation result will be stored (BCD 16 digits)

| Setting Data | Internal Devices |  | R, ZR | Jा! |  | UIG\# | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| (2) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |
| (D) | $\bigcirc$ |  |  | - |  |  |  |  | - |

## Function

## DB*

(1) Multiplies the BCD 8-digit data designated by (51) and the BCD 8-digit data designated by (32), and stores the product at the device designated by (D).

(2) If (D) has designated a bit device, the lower 8 digits (lower 32 bits) will be used for the product, and the higher 8 digits (upper 32 bits) cannot be designated.
K1.....Lower 1 digit (b0 to 3), K4.....Lower 4 digits (b0 to 15), K8......Lower 8 digits (b0 to 31)
(3) 0 to 99999999 (BCD 8 digits) can be assigned to (51) and (82).

## DB/

(1) Divides 8-digit BCD data designated by (51) and 8-digit BCD data designated by (52), and stores the result in the device designated by (D.

(2) 64 bits are used for the result of the division operation, and stored as quotient and remainder.

Quotient (BCD 8 digits) :Stored at the lower 32 bits.
Remainder (BCD 8 digits) :Stored at the upper 32 bits.
(3) If (D) has been designated as a bit device, the remainder of the operation will not be stored.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The (31) or (2) BCD data is outside the 0 to 9999 range. <br> The divisor is 0. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |

## Program Example

(1) The following program multiplies the BCD data 67347125 and 573682, stores the result from D502 to D505, and at the same time outputs the upper 8 digits to Y 30 to Y 4 F .
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program divides the BCD data from X20 to X3F by the BCD data at D8 and D9 when X0B goes ON, and stores the result from D765 to D768.
[Ladder Mode]

## [List Mode]


[Operation]


### 6.2.9 E+, E+P, E-, E-P

- Basic model QCPU: The serial number (first five digits) is "04122" or later.

1 When two data are set $((\mathrm{D})+1,(\mathrm{D})+(\mathrm{S})+1, \mathrm{~S}) \rightarrow(\mathrm{D})+1,(\mathrm{D}),(\mathrm{D})+1,(\mathrm{D})-(\mathrm{S})+1, \mathrm{~S}) \rightarrow(\mathrm{D}+1, \mathrm{D}))$

(S) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|GI | Zn | Constants <br> E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | ${ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | - | - |

## Function

## E+

(1) Adds the 32-bit floating decimal point type real number designated at (D) and the 32-bit floating decimal point type real number designated at © , and stores the sum in the device designated at (D).

(2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
$0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$
E-
(1) Subtracts a 32-bit floating decimal point type real number designated by (D) and a 32-bit floating decimal point type real number designated by © , and stores the result at a device designated by (D).

(2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
$0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is -0. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4141 | The operation result exceeds the following range (when an overflow <br> occurs): <br> $2^{128} \leqq \mid$ Operation result $\mid$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| 4140 | The specified device value is 0, unnormalized number, nonnumeric, <br> and $\pm \infty$ | - | - | - | - | - | - |

## Program Example

(1) The following program adds the 32-bit floating decimal point type real numbers at D3 and D4 and the 32-bit floating decimal point type real numbers at D10 and D11 when X20 goes ON, and stores the result at D3 and D4.
[Ladder Mode]
[List Mode]

[Operation]

| D4 D3 |  | D11 D10 | D4 | D3 |
| :---: | :---: | :---: | :---: | :---: |
| 5961.437 | $+$ | 12003.200 |  |  |

(2) The following program subtracts the 32-bit floating decimal point type real number at D10 and D11 from the 32-bit floating decimal point type real numbers at D20 and D21, and stores the result of the subtraction at D20 and D21.

> [Ladder Mode]
[List Mode]


## [Operation]

| D21 | D20 |
| :---: | :---: |
| 97365.203 |  |

$\qquad$ $\Rightarrow \quad \frac{\mathrm{D} 21}{21305 \cdot \frac{\mathrm{D} 20}{}}$


(S1) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (real number)
(S2) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
(D) : Head number of the devices where the addition/subtraction operation result is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J!! |  | U)IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  | *1 | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | - | - |

*1: Available only in multiple Universal model QCPU and LCPU

## Function

## E+

(1) Adds the 32-bit floating decimal point type real number designated at (51) and the 32-bit floating decimal point type real number designated at (®2), and stores the sum in the device designated at (D).

(2) Values which can be designated at (31), (32) and (D) and which can be stored, are as follows:
$0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$

## E-

(1) Subtracts a 32-bit floating decimal point type real number designated by (51) and a 32-bit floating decimal point type real number designated by ©2), and stores the result at a device designated by (D).

(2) Values which can be designated at (51) and (52) and (D) which can be stored, are as follows: $0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is -0 . | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device is 0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the 32-bit floating decimal point type real numbers at D3 and D4 and the 32-bit floating decimal point type real numbers at D10 and D11 when X 20 goes ON, and outputs the result to R0 and R1.
[Ladder Mode] [List Mode]


## [Operation]


(2) The following programs subtracts the 32-bit floating decimal point type real numbers at D20 and D21 from the 32-bit floating decimal point type real numbers at D11 and D10, and stores the result at D30 and D31.
[Ladder Mode]
[List Mode]

[Operation]

| D11 D10 | D21 D20 | D31 D30 |
| :---: | :---: | :---: |
| 97365.203 | 76059.797 | 21305.406 |

### 6.2.10 ED+, ED+P, ED-, ED-P

1 When two data are set $((\mathrm{D})+3,(\mathrm{D})+2,(\mathrm{D})+1,(\mathrm{D})+(\mathrm{S})+3,(\mathrm{~S})+2,(\mathrm{~S})+1,(\mathrm{~S}) \rightarrow(\mathrm{D})+3,(\mathrm{D}+2,(\mathrm{D})+1$,(D) $),(\mathrm{D})+3,(\mathrm{D}+2$,(D) +1 ,(D) $)$ ((S) +3 ,(S) +2 ,(S) +1 ,(S) $\rightarrow$ (D) +3 ,(D) +2 ,(D) +1 ,(D) $)$

(S) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
(D) : Head number of the devices where the data to be added to/subtracted from is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U...\|G | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

## ED+

(1) Adds the 64-bit floating decimal point type real number designated at (D) and the 64-bit floating decimal point type real number designated at (S), and stores the sum in the device designated at (D).

(2) Values which can be designated at (S) and (D) and which can be stored, are as follows: $0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$

ED-
(1) Subtracts a 64-bit floating decimal point type real number designated by (D) and a 64-bit floating decimal point type real number designated by (S), and stores the result at a device designated by (D).

(2) Values which can be designated at (S) and (D) and which can be stored, are as follows:
$0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The value of the specified device is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the 64-bit floating decimal point type real numbers at D3 to D6 and the 64-bit floating decimal point type real numbers at D10 to D13 when X20 goes ON, and stores the result at D3 to D6.
[Ladder Mode]

> [List Mode]

[Operation]

(2) The following program subtracts the 64-bit floating decimal point type real number at D10 to D13 from the 64-bit floating decimal point type real numbers at D20 to D23, and stores the result of the subtraction at D20 to D23.
[Ladder Mode]
[List Mode]

[Operation]
$\qquad$ $-\quad \square 13 \mathrm{D} 12 \mathrm{D} 11 \mathrm{D} 10$ $\Rightarrow \quad \square \quad \frac{\mathrm{D} 23}{\mathrm{D} 22}, \frac{\mathrm{D} 21}{2130}, \frac{\mathrm{D} 20}{5.406}$


indicates an instruction symbol of ED+/ED-.

(51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (real number)
(52) : Data for adding/subtracting or head number of the devices where the data for adding/subtracting is stored (real number)
(D) : Head number of the devices where the addition/subtraction operation result is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J.. |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (S2) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

## ED+

(1) Adds the 64-bit floating decimal point type real number designated at (51) and the 64-bit floating decimal point type real number designated at (32), and stores the sum in the device designated at (D).

(2) Values which can be designated at (S1), (S2) and (ㅁ) and which can be stored, are as follows:
$0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$

## ED-

(1) Subtracts a 64-bit floating decimal point type real number designated by ©51) and a 64-bit floating decimal point type real number designated by ©2), and stores the result at a device designated by (D).

(2) Values which can be designated at (51) and (52) and (D) which can be stored, are as follows:
$0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the 64-bit floating decimal point type real numbers at D3 to D6 and the 64-bit floating decimal point type real numbers at D10 to D13 when X20 goes ON, and outputs the result at R0 to R3.
[Ladder Mode]
[List Mode]


[Operation]

(2) The following programs subtracts the 64-bit floating decimal point type real numbers at D20 to D23 from the 64-bit floating decimal point type real numbers at D10 to D13, and stores the result at D30 to D33.

## [Ladder Mode]

[List Mode]

[Operation]
$\qquad$
D13 $\frac{\text { D12 }}{9736}, \frac{\mathrm{D} 11}{}, \frac{\mathrm{D} 10}{}$ $-\quad \square \quad \frac{\mathrm{D} 23}{7605}, \frac{\mathrm{D} 21}{9.797}, \frac{\mathrm{D} 20}{}$ $\Rightarrow \quad \square \quad \frac{\mathrm{D} 33}{2130}, \frac{\text { D31 }}{5.406}, \frac{\text { D30 }}{\square}$

### 6.2.11 $E^{*}, E^{\star} P, E / E / P$

- Basic model QCPU: The serial number (first five digits) is "04122" or later.

(S1) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (real number)
(22) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (real number)
(D) : Head number of the devices where the multiplication/division operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U1G: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  | *1 | $\bigcirc$ | - |
| (52) | - | $\bigcirc$ |  | - |  |  | *1 | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | *1 | - | - |

*1: Available only in multiple Universal model QCPU and LCPU

## Function

## E*

(1) Multiplies the 32-bit floating decimal point real number designated by (31) by the 32-bit floating decimal point real number designated by (®2) and stores the operation result at the device designated by (D).

(2) Values which can be designated at (51), (32) and (D) and which can be stored, are as follows:
$0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$
E/
(1) Divides the 32-bit floating decimal point real number designated by (31) by the 32-bit floating decimal point real number designated by (S2) and stores the operation result at the device designated by (D).

(2) Values which can be designated at (31), (32) and (D) and which can be stored, are as follows:
$0,2^{-126} \leqq \mid$ Designated value (stored value) $\mid<2^{128}$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is not within the following range: $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is -0 . | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
|  | The divisor is 0 . | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| 4141 | The operation result exceeds the following range (when an overflow occurs): <br> $2^{128} \leqq$ \| Operation result | | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is 0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program multiplies the 32-bit floating decimal point real numbers at D3 and D4 and the 32-bit floating decimal point real numbers at D10 and D11, and stores the result at R0 and R1.
[Ladder Mode]

> [List Mode]


| Step |  | Instruction |  | Device |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD |  |  |  |
| 1 | E*P | X20 |  |  |
| 5 | END | D3 | D10 | RO |
|  |  |  |  |  |

[Operation]

| D4 D3 |  | D11 D1 | R1 | R0 |
| :---: | :---: | :---: | :---: | :---: |
| 36.7896 | $\times$ | 11.9278 |  |  |

(2) The following program divides the 32-bit floating decimal point real numbers at D10 and D11 by the 32-bit floating decimal point real numbers at D20 and D21, and stores the result at D30 and D31.
[Ladder Mode]
[List Mode]


## [Operation]



### 6.2.12 ED", ED*P, ED/, ED/P



(51) : Data to be multiplied/divided or head number of the devices where the data to be multiplied/divided is stored (real number)
(52) : Data for multiplying/dividing or head number of the devices where the data for multiplying/dividing is stored (real number)
(D) : Head number of the devices where the multiplication/division operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Ju: |  | UIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (s2) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

## ED*

(1) Multiplies the 64-bit floating decimal point real number designated by (51) by the 64-bit floating decimal point real number designated by $(52)$ and stores the operation result at the device designated by (D).

(2) Values which can be designated at (51), (52) and (D) and which can be stored, are as follows:
$0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## ED/

(1) Divides the 64-bit floating decimal point real number designated by (51) by the 64-bit floating decimal point real number designated by (32) and stores the operation result at the device designated by (D).

(2) Values which can be designated at (51), (32) and (D) and which can be stored, are as follows: $0,2^{-1022} \leqq \mid$ Designated value (stored value) $\mid<2^{1024}$
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-1022} \leqq \mid$ Specified device value $\mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4100 | The divisor is 0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result \| }$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program multiplies the 64-bit floating decimal point real numbers at D3 to D6 and the 64-bit floating decimal point real numbers at D10 to D13, and stores the result at R0 to R3.
[Ladder Mode]
[List Mode]


## [Operation]


(2) The following program divides the 64-bit floating decimal point real numbers at D10 to D13 by the 64-bit floating decimal point real numbers at D20 to D23, and stores the result at D30 to D33.
[Ladder Mode]

> [List Mode]

[Operation]
$\square \frac{\mathrm{D} 13}{5217} \frac{\mathrm{D} 11}{1.39}, \frac{\mathrm{D} 10}{}$ $\div \quad \mathrm{D} 23, \frac{\mathrm{D} 22}{} \mathrm{D} 21, \mathrm{D} 20$ $\Rightarrow \quad \square \quad \frac{\text { D33 }}{5359} \cdot \frac{\text { D31 }}{041}=$

(s1) : Head number of the devices where the data to be added to/subtracted from is stored (BIN 16 bits)
(52) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 16 bits)
(D) : Head number of the devices where the operation result will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Number of addition/subtraction data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (52) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

## BK+

(1) Adds $n$ points of BIN data from the device designated by (S1) and n-points of BIN data from the device designated by (52) and stores the result from the device designated by (D) onward.

(2) Block addition is performed in 16-bit units.
(3) The constant designated by (92) can be between - 32768 and 32767 (BIN 16-bit data).

| (S1)$\text { (S1) }+1$ | b15----- |
| :---: | :---: |
|  | 1234 (BIN) |
|  | 4567 (BIN) |
|  | -2000 (BIN) |
|  |  |
| (S1) $+(\mathrm{n}-2)$ | 1234 (BIN) |
| (51) $+(n-1)$ | 4000 (BIN) |


(4) The following will happen when an underflow or overflow is generated in an operation result: The carry flag in this case does not go ON.

```
- K32767 +K2\longrightarrow K-32767
(7FFFH) (0002H) (8001H)
- K-32767 +K-2 }\longrightarrow\textrm{K}3276
(8001H) (FFFEH) (7FFFH)
```


## BK-

(1) Subtracts $n$ points of BIN data from the device designated by (31) and n-points of BIN data from the device designated by (52) and stores the result from the device designated by (D) onward.

(2) Block subtraction is performed in 16-bit units.
(3) The constant designated by (22) can be between - 32768 and 32767 (BIN 16-bit data).

(4) The following will happen when an underflow or overflow is generated in an operation result:

The carry flag in this case does not go ON.

| (8000H) | (0002H) |  |
| :---: | :---: | :---: |
| (7FFFH) | (FFFEH) | (8001 |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in n exceed those of the corresponding device specified in (S1), (32), or (D). <br> The ranges of devices starting from the one specified in (51) and (D) overlap by n points (except when the same device is specified in (51) and (D). <br> The ranges of devices starting from the one specified in (22) and (D) overlap by $n$ points (except when the same device is specified in (52) and (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds, when X 20 is turned ON, the data stored at D100 to D103 to the data stored at R0 to R3 and stores the operation result into the area starting from D200.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 6 \end{aligned}$ | $\begin{aligned} & L D \\ & \text { BK+P } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \times 20 \\ & \text { D100 } \end{aligned}$ | RO | D200 | DO |

[Operation]

| b15--------b0 |  |  | + | R0 | b15---------b0 |  | b15---------b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D100 | 6789 | (BIN) |  |  | 1234 (BIN) |  | D200 | 8023 | (BIN) |
| D101 | 7821 | (BIN) |  |  | 2032 (BIN) |  | D201 | 9853 | (BIN) |
| D102 | 5432 | (BIN) |  | R2 | -3252 (BIN) |  | D202 | 2180 | (BIN) |
| D103 | 3520 | (BIN) |  | R3 | -1000 (BIN) |  | D203 | 2520 | (BIN) |

(2) The following program subtracts, when X1C is turned ON, the constant 8765 from the data at D100 to D102 and stores the operation result into the area starting from R0.
[Ladder Mode]
[List Mode]


## [Operation]



### 6.2.14 DBK+, DBK+P, DBK-, DBK-P



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.


[^3]| Setting Data | Internal Devices |  | R, ZR | J..): |  | U:IG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (52) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

## DBK+

(1) This instruction adds BIN 32-bit data stored in n-point devices starting from the device specified by (51) to BIN 32-bit data stored in n-point devices starting from the device specified by (52) or a constant. and then stores the operation result into the nth device specified by (D) and up,
When a device is specified for (s2)


When a constant is specified for (52)

(2) Block addition is executed in 32-bit units.
(3) The constant in the device specified by ©2) can be between -2147483648 to 2147483647 (BIN 32-bit data).
(4) If the value specified by n is 0 , the instruction will be not processed.
(5) The following will happen if an overflow occurs in an operation result:

The carry flag in this case is not turned on.

```
K2147483647+K2 }\longrightarrow\textrm{K}-214748364
(7FFFFFFFH) (00000002H) (80000001H)
K-2147483647+K -2 \longrightarrowK2147483647
    (80000001н) (FFFFFFFEн) (7FFFFFFFн)
```


## DBK-

(1) This instruction subtracts BIN 32-bit data stored in the n-point devices starting from the device specified by (52) or a constant from BIN 32-bit data stored in n-point devices starting from the device specified by (31), and then stores the operation result into the nth device specified by (D) and up,
When a device is specified for (32)


When a constant is specified for (S2)

(2) Block subtraction is executed in 32-bit units.
(3) The constant in the device specified by ©2) can be between -2147483648 to 2147483647 (BIN 32-bit data).
(4) If the value specified by n is 0 , the instruction will be not processed.
(5) (D) specifies out of the range of n-point devices starting from the device specified by (51) and (s2).

However, (31) and (S2) can specify the same device.
(6) The following will happen if an overflow occurs in an operation result:

The carry flag in this case is not turned on.

```
. K2147483647 -K-2 \longrightarrowK-2147483647
    (7FFFFFFFFH)(00000002H)(80000001H)
-K-2147483647-K2 }\longrightarrow\textrm{K}214748364
    (80000001н) (FFFFFFFEн) (7FFFFFFFFH)
```


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | A negative value is specified for $n$. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points specified in n exceed those of the corresponding device specified in (5), (2), or (ㄷ). <br> The ranges of devices starting from the one specified in (51) and (ㄷ) overlap by n points (except when the same device is specified in (37) and (D). <br> The ranges of devices starting from the one specified in (32) and (ㄷ) overlap by n points (except when the same device is specified in (2) and (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the value data stored at R 0 to R 5 to the constant, and then stores the operation result into D30 to D35, when M0 is turned on.
[Ladder Mode]


## [List Mode]


[Operation]

|  | b0 |  |  | b31 |
| :---: | :---: | :---: | :---: | :---: |
| R1,R0 | 600000 |  |  | 723456 |
| R3,R2 | -800000 | + | 123456 | -676544 |
| R5,R4 | -123456 |  |  | 0 |

(2) The following program subtracts the value data stored at D50 to D59 from the value data stored at D100 to D109, and then stores the operation result into R100 to R109, when M0 is turned on.
[Ladder Mode]

[List Mode]


## [Operation]

| b31 |  | b31 |  | b31 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D101,D100 | 12345 | D51,D50 | 11111 | R101,R100 | 1234 |
| D103,D102 | 54321 | D53,D52 | -11111 | $\square \mathrm{R} 103, \mathrm{R} 102$ | 65432 |
| D105,D104 | -12345 | D55,D54 | 22222 | R105,R104 | -34567 |
| D107,D106 | -54321 | D57,D56 | -22222 | R107,R106 | -32099 |
| D109,D108 | 99999 | D58,D58 | 33333 | R109,R108 | 66666 |

### 6.2.15 s+ $\mathrm{s}+\mathrm{P}$

1 When two data are set $($ (D) + (S) $\rightarrow$ (D)

(S) : Data for linking or head number of the devices where the data for linking is stored (character string)
(D) : Head number of the devices where the data to be linked is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | Ju. |  | U:IG: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Links the character string data designated by © after the character string data designated by © and stores the result into the area starting with the device number designated by (D).
The object of character string data is that character string data stored from device numbers designated at (D) and (S) to that stored at " $00_{\mathrm{H}}$ ".



| (D) +1 | b15---- b8.b7---- b0 |  |
| :---: | :---: | :---: |
|  | 42н (B) | 41+ (A) |
|  | 44H (D) | 43H (C) |
| (D) +2 | 31н (1) | 45 ${ }^{\text {H }}$ (E) |
| (D) +3 | 33н (3) | 32H (2) |
| (D) +4 | 35 H (5) | 34н (4) |
| (D) +5 | 00н | 36н (6) |
|  |  | 23456 |

(2) When character strings are linked, the " $00_{H}$ ", which indicates the end of character string data designated at (D), is ignored, and the character string designated at (S) is appended to the last character of the (D) string.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The number of device points starting from the device specified in is insufficient to store all character strings. <br> The storage device numbers for the character strings specified by and (D) overlap. <br> The number of characters of (S) and (D) exceeds 16383. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program links the character string stored from D10 to D12 to the character string "ABCD" when X0 is ON. [Ladder Mode]
[List Mode]

[Operation]


2 When three data are set $($ (S1 + +(2) $\rightarrow$ (D)


## Function

(1) Links the character string data designated by (52) after the character string data designated by (51) and stores the result into the area starting with the device number designated by (D).


|  | b8 7 |
| :---: | :---: |
| (D) | 46н (F):48н (H) |
| (D) +1 | 2D ${ }_{\text {H }}(-): 41_{\text {H }}(\mathrm{A})$ |
| (D) +2 | 35н (5) 31 н (1) |
| (D) +3 | 39н (9) ${ }^{\text {3 }}$ 3н (3) |
| (D) +4 | 00 H : $41 \begin{aligned} & \text { H }\end{aligned}$ |

(2) When character strings are linked, the $" 00_{\mathrm{H}}$ " which indicates the end of character string data indicated by (51), is ignored, and the character string indicated by (52) is appended to the last character of the (51) string.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The number of device points starting from the device specified in (a) insufficient to store all character strings. <br> The storage device numbers for the character strings specified by (s) and (2) overlap. <br> The storage device numbers for the character strings specified by (2) and (1) overlap. <br> The number of characters of (31), (2) and (ㄷ) exceeds 16383. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program links the character string stored from D10 to D12 with the character string "ABCD" when X0 is ON, and stores them in D100 onwards.
[Ladder Mode]

> [List Mode]
$\left.\begin{array}{lllll}1-\left[\begin{array}{llll}\$+P & D 10 & \text { "ABCD" } & D 100\end{array}\right] \\ \hline & & & & \\ \hline \text { END } & \end{array}\right]$

[Operation]

6.2.16 INC, INCP, DEC, DECP


## Function

## INC

(1) Adds 1 to the device designated by (D) (16-bit data).

(2) When INC/INCP operation is executed for the device designated by ( $\mathbb{D}$, whose content is 32767 , the value -32768 is stored at the device designated by (D).

## DEC

(1) Subtracts 1 from the device designated by (D) (16-bit data).

(2) When DEC/DECP operation is executed for the device designated by (D), whose content is -32768 , the value 32767 is stored at the device designated by (D).

## Operation Error

(1) There is no operation error in the $\operatorname{INC}(P)$ or $\operatorname{DEC}(P)$ instruction.

## Program Example

(1) The following program outputs the present value at the counter $C 0$ to $C 20$ to the area $Y 30$ to $Y 3 F$ in $B C D$, every time $X 8$ is turned ON. (When present value is less than 9999)
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | $\stackrel{\square}{\text { BCDP }}$ | X8 | K4Y30 |
| 4 | ${ }_{\text {INCP }}$ | Z1 |  |
| 6 | LD= | K21 | Z1 |
| 9 | OR | X7 |  |
| 10 | RST | Z1 |  |
| 12 | END |  |  |

(2) The following is a down counter program.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | K7 K100 |  |
| 3 | LD | $\times 8$ | D8 |
| 4 | ANI | M38 |  |
| 5 | DECP | D8 |  |
| 7 | LD $=$ | K0 | D8 |
| 10 11 | OUT END | M38 |  |

### 6.2.17 DINC, DINCP, DDEC, DDECP



## Function

## DINC

(1) Adds 1 to the device designated by (D) (32-bit data).

| $\overbrace{}^{(D)}+1 \underbrace{(D)}$ |  | $\overbrace{}^{(D)}+1 \underbrace{(D)}$ |
| :---: | :---: | :---: |
| b31-b16 b15--b0 |  | b31-b16 b15--b0 |
| 73500 (BIN) | $+1 \Rightarrow$ | 73501 (BIN) |

(2) When DINC/DINCP operation is executed for the device designated by © , whose content is 2147483647 , the value -2147483648 is stored at the device designated by (D).

## DDEC

(1) Subtracts -1 from the device designated by (D) (32-bit data).

(2) When DDEC/DDECP operation is executed for the device designated by © , whose content is 0 , the value -1 is stored at the device designated by (D).

## Operation Error

(1) There is no operation error in the $\operatorname{DINC}(P)$ or $\operatorname{DDEC}(P)$ instruction.

## Program Example

(1) The following program adds 1 to the data at D0 and D1 when X0 is ON.
[Ladder Mode]
[List Mode]

(2) The following program adds 1 to the data set at X 10 to X 27 when X 0 goes ON , and stores the result at D3 and D4.
[Ladder Mode]


## [List Mode]


(3) The following program subtracts 1 from the data at D0 and D1 when X0 goes ON.
[Ladder Mode]
[List Mode]

(4) The following program subtracts 1 from the data set at X 10 to X 27 when X 0 goes ON , and stores the result at D3 and D4. [Ladder Mode]
[List Mode]


### 6.3 Data conversion instructions


(S) : BIN data or head number of the devices where the BIN data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where BCD data will be stored (BCD 4/8 digits)

| Setting Data | Internal Devices |  | R, $\mathbf{Z R}$ | Jा! |  | U\|G] | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## BCD

Converts BIN data (0 to 9999) at the device designated by © to BCD data, and stores it at the device designated by (D)

> (S) BIN 9999
> (D) BCD 9999

## DBCD

Converts BIN data (0 to 99999999) at the device designated by (S) to BCD data, and stores it at the device designated by (D).


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data of (s) is other than 0 to 9999 when the BCD instruction is executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4100 | The data of (s) or (s)+1 is other than 0 to 99999999 when the DBCD instruction is executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program outputs the present value of C 4 from Y20 to Y2F to the BCD display device.


7-segment display unit
[Ladder Mode]
-
[List Mode]

(2) The following program outputs 32-bit data from D0 to D1 to Y40 to Y67.

[Ladder Mode]

[List Mode]


### 6.3.2 BIN, BINP, DBIN, DBINP

| BIN, DBIN $\quad \square$ |  |  | $\square$ indicates an instruction symbol of BIN/DBIN. |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BINP, DBINP 〔 |  |  | $\mid$ | Command |  |  | (5) (5) | $0$ |  |
| (5) : BCD data or head number of the devices where the BCD data is stored (BCD 4/8 digits) <br> (D) : Head number of the devices where BIN data will be stored (BIN $16 / 32$ bits) |  |  |  |  |  |  |  |  |  |
| Setting | nter | vices |  |  |  |  | Zn | Constants |  |
| Data | Bit | Word |  | Bit | Word | U:.... |  | K, H |  |
| (5) |  |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) |  |  |  |  |  |  |  | - | - |

## Function

## BIN

Converts BCD data (0 to 9999) at device designated by © to BIN data, and stores at the device designated by (D).
(S) BCD 9999

(D) BIN 9999 $\qquad$

## DBIN

Converts BCD data (0 to 99999999) at device designated by (S) to BIN data, and stores at the device designated by (D).
(S) +1
(S)

(D) +1
BIN conversion


(D) BIN 99999999 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | 1

Always filled with 0s.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | When values other than 0 to 9 are specified to any digits of (s. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

The error above can be suppressed by turning ON SM722.
However, the instruction is not executed regardless of whether SM722 is turned ON or OFF if the designated value is out of the available range.
For the BINP/DBINP instruction, the next operation will not be performed until the command (execution condition) is turned from OFF to ON regardless of the presence/absence of an error.

## Program Example

(1) The following program converts the BCD data at X 10 to X 1 B to BIN when X 8 is ON , and stores it at D8.

[Ladder Mode]
[List Mode]

(2) The following program converts the BCD data at X 10 to X 37 to BIN when X 8 is ON , and stores it at D0 and D1. (Addition of the BIN data converted from BCD at X20 to X37 and the BIN data converted from BCD at X10 to X1F)

[Ladder Mode]
[List Mode]


| Instruction |  | Device |  |
| :---: | :---: | :---: | :---: |
| LD | X8 $\times 6 \times 20$ |  |  |
| D* | D9 | K10000 | D5 |
| BIN | K4X10 | D3 |  |
| MOV | K0 | D4 |  |
| D+ | D3 | D5 | D0 |

If the data set at X 10 to X 37 is a BCD value which exceeds 2147483647 , the value at D 0 and D 1 will be a negative value, because it exceeds the range of numerical values that can be handled by a 32-bit device.

Ver.
Basic
High
Redundant
Universal
LCPU

### 6.3.3 FLT, FLTP, DFLT, DFLTP


(S) : Integer data to be converted to 32-bit floating decimal point data or head number of the devices where the integer data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the converted 32 -bit floating decimal point data will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|G] | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $0^{* 1}$ | - | - |

*1: Available only in multiple Universal model QCPU and LCPU

## Function

## FLT

(1) Converts 16-bit BIN data designated by (s) to 32-bit floating decimal point type real number, and stores at device number designated by ( D .

(2) BIN values between -32768 to 32767 can be designated by (s).

## DFLT

(1) Converts 32-bit BIN data designated by © to 32-bit floating decimal point type real number, and stores at device number designated by (D).

(2) BIN values between -2147483648 to 2147483647 can be designated by (S) +1 and (S).

## FLT, FLTP, DFLT, DFLTP

(3) Due to the fact that 32-bit floating decimal point type real numbers are processed by simple 32-bit processing, the number of significant digits is 24 bits if the display is binary and approximately 7 digits if the display is decimal.
For this reason, if the integer exceeds the range of -16777216 to 16777215 (24-bit BIN value), errors can be generated in the conversion value.
As for the conversion result, the 25th bit from the upper bit of the integer is always filled with 1 and 26 th bit and later bits are truncated.


## Operation Error

(1) There is no operation error in the $\operatorname{FLT}(P)$ or $\operatorname{DFLT}(P)$ instruction.

## Program Example

(1) The following program converts the BIN 16-bit data at D20 to a 32-bit floating decimal point type real number and stores the result at D0 and D1.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program converts the BIN 32-bit data at D20 and D21 to a 32-bit floating decimal point type real number, and stores the result at D0 and D1.
[Ladder Mode]

## [List Mode]


[Operation]


An error is generated in operation results since the number of significant digits is "7".

| D1 | D0 |
| :---: | :---: |
| 173963120 |  |

32-bit floating-point real number

### 6.3.4 FLTD, FLTDP, DFLTD, DFLTDP


$\square$ indicates an instruction symbol of FLTD/DFLTD.

(S) : Integer data to be converted to 64-bit floating decimal point data or head number of the devices where the integer data is stored (BIN 16/32 bits)
(D) : Head number of the devices where the converted 64-bit floating decimal point data will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Ju: |  | UWIG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  | $\bigcirc$ |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  | - |  | - |

## Function

## FLTD

(1) Converts 16-bit BIN data designated by © to 64-bit floating decimal point type real number, and stores at device number designated by (D).

(2) BIN values between -32768 to 32767 can be designated by (S).

## DFLTD

(1) Converts 32-bit BIN data designated by © to 64-bit floating decimal point type real number, and stores at device number designated by (D).

(2) BIN values between -2147483648 to 2147483647 can be designated by (S) +1 and (S).

## Operation Error

(1) There is no operation error in the FLT(P) or DFLT(P) instruction.

## Program Example

(1) The following program converts the BIN 16-bit data at D20 to a 64-bit floating decimal point type real number and stores the result at D0 to D3.
[Ladder Mode]

| SM400 | [FLTDP D20 | DO |  |
| :---: | :---: | :---: | :---: |
| 4 |  |  |  |

[List Mode]


## INT, INTP, DINT, DINTP

[Operation]

| D20 | Conversion to real number | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 15923 |  | 15923 |  |  |  |
| BIN value |  |  |  |  |  |

(2) The following program converts the BIN 32-bit data at D20 and D21 to a 64-bit floating decimal point type real number, and stores the result at D0 to D3.
[Ladder Mode]

[List Mode]

[Operation]


### 6.3.5 INT, INTP, DINT, DINTP

- Basic model QCPU: The serial number (first five digits) is "04122" or later.

(S) : 32-bit floating decimal point data to be converted to BIN value or head number of the devices where the floating decimal point data is stored (real number)
(D) : Head number of the devices where the converted BIN value will be stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | Jा. |  | UIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $0^{* 1}$ | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  | $\bigcirc$ | - | - |

*1: Available only in multiple Universal model QCPU and LCPU

## Function

## INT

(1) Converts the 32-bit floating decimal point real number designated at © into BIN 16-bit data and stores it at the device number designated at (D).

(2) The range of 32-bit floating decimal point type real numbers that can be designated at (S) +1 or (S) is from -32768 to 32767.
(3) Stores integer values stored at (D) as BIN 16-bit values.
(4) After conversion, the first digit after the decimal point of the real number is rounded off.

## DINT

(1) Converts 32-bit floating decimal point type real number designated by © to BIN 32-bit data, and stores the result at the device number designated by (D).

(2) The range of 32-bit floating decimal point type real numbers that can be designated at © +1 or (S) is from -2147483648 to 2147483647.
(3) The integer value stored at (D) +1 and (D) is stored as BIN 32 bits.
(4) After conversion, the first digit after the decimal point of the real number is rounded off.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is 0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4100 | The 32-bit floating point data specified by © (shen the INT instruction is used is outside the -32768 to 32767 range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4100 | The 32-bit floating point data specified by (5) when the DINT instruction is used is outside the -2147483648 to 2147483647 range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the 32-bit floating decimal point type real number at D20 and D21 to BIN 16-bit data, and stores the result at D0.
[Ladder Mode]
[List Mode]

[Operation]


## INTD, INTDP, DINTD, DINTDP

(2) The following program converts the 32-bit floating decimal point type real number at D20 and D21 to BIN 32-bit data and stores the result at D0 and D1.
[Ladder Mode] [List Mode]

[Operation]

6.3.6 INTD, INTDP, DINTD, DINTDP

$\square$ indicates an instruction symbol of INTD/DINTD.

(s) : 64-bit floating decimal point data to be converted to BIN value or head number of the devices where the floating decimal point data is stored (real number)
(D) : Head number of the devices where the converted BIN value will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $\bigcirc$ | - | - |

## Function

## INTD

(1) Converts the 64-bit floating decimal point real number designated at © into BIN 16-bit data and stores it at the device number designated at (D).

(2) The range of 64-bit floating decimal point type real numbers that can be designated at (S) +3 ,(S) +2 ,(S) +1 or (S) is from -32768 to 32767.
(3) Stores integer values stored at (D) as BIN 16-bit values.
(4) The converted data is the value rounded 64-bit floating-point real number to the first digit after the decimal point.

## DINTD

(1) Converts 64-bit floating decimal point type real number designated by (S) to BIN 32-bit data, and stores the result at the device number designated by (D).

(2) The range of 64-bit floating decimal point type real numbers that can be designated at (S) $+3,(\mathrm{~S})+2,(\mathrm{~S})+1$ or (S) is from -2147483648 to 2147483647.
(3) The integer value stored at (D) +1 and (D) is stored as BIN 32 bits.
(4) The converted data is the value rounded 64-bit floating-point real number to the first digit after the decimal point.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The specified device value is 0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4100 | The 64-bit floating point data specified by (5) when the INTD instruction is used is outside the -32768 to 32767 range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4100 | The 64-bit floating point data specified by (3) when the DINTD instruction is used is outside the -2147483648 to 2147483647 range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the 64-bit floating decimal point type real number at D20 to D23 with BIN 16-bit data, and stores the result at DO.
[Ladder Mode]

[List Mode]
[Operation]


D23 D22 D21 D20 Conversion to integer
$\square 33562.3211 \square$ An operation erroe occurs because the specified data is larger than -32768.
64-bit floating-point real number
(2) The following program converts the 64-bit floating decimal point type real number at D20 to D23 with BIN 32-bit data and stores the result at D0 and D1.
[Ladder Mode]
[DINTDP D20

## [List Mode]

| Instruction |  | Device |
| :--- | :--- | :--- |
| LD | SM400 |  |
| DINTDP | D20 | D0 |
| END |  |  |

[Operation]

6.3.7

DBL, DBLP
Basic
High
performance
Process
Redundant
Universal
LCPU

(s) : BIN 16-bit data or head number of the devices where the BIN 16-bit data is stored (BIN 16 bits)
(D) : Head number of the devices where the converted BIN 32-bit data will be stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J!1! |  | U:1G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

Converts BIN 16-bit data at device designated by (S) to BIN 32-bit data with sign, and stores the result at a device designated by (D).


## Operation Error

(1) There is no operation error in the $\operatorname{DBL}(\mathrm{P})$ instruction.

## Program Example

(1) The following program converts the BIN 16-bit data stored at D100 to BIN 32-bit data when X20 is ON, and stores at R100 and R101.
[Ladder Mode]
[List Mode]

[Operation]

6.3.8 WORD, WORDP

(S) : BIN 32-bit data or head number of the devices where the BIN 32-bit data is stored (BIN 32 bits)
(D) : Head number of the devices where the converted BIN 16-bit data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U)IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

Converts BIN 32-bit data at device designated by (s) to BIN 16-bit data with sign, and stores the result at a device designated by (D).
Devices can be designated in the range from - 32768 to 32767 .


## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data specified by (s)+1 and (s) are outside the range of -32768 to <br> 32767. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the BIN 32-bit data at R100 and R101 to BIN 16-bit data when X20 is ON, and stores it at D100.
[Ladder Mode]

[List Mode]

[Operation]

6.3.9 GRY, GRYP, DGRY, DGRYP
indicates an instruction symbol of GRY, DGRY.

(5) : BIN data or head number of the devices where the BIN data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the converted Gray code will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U'IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## GRY

Converts BIN 16-bit data at the device designated by © to Gray code, and stores result at device designated by (D).
(S) BIN 1234


## DGRY

Converts BIN 32-bit data at the device designated by (S) to Gray code, and stores result at device designated by (D).
(S) BIN 305419896

(D) +1
(D)



## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | LCPU

## Program Example

(1) The following program converts the BIN data at D100 to Gray code when X10 is ON, and stores result at D200. [Ladder Mode] [List Mode]


| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| 0 | LD | Device |  |
| 1 | GRYP | 100 |  |
| 4 | END | D100 | D200 |
|  |  |  |  |
|  |  |  |  |

(2) The following program converts the BIN data at D10 and D11 to Gray code when X1C is ON, and stores it at D100 and D101.
[Ladder Mode] [List Mode]


### 6.3.10 GBIN, GBINP, DGBIN, DGBINP

(S) : Gray code data or head number of the devices where the Gray code data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the converted BIN data will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U'1G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## GBIN

Converts Gray code data at device designated by © to BIN 16-bit data and stores at device designated by (D).
(S) Gray code 1234

| 16 bit |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |  | 1 | 1 | 1 |  | 0 | 1 |  | 1 |

(D) BIN 1234
$\left.\begin{array}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}\hline \mathrm{b} 15 & 0 & 0 & 0\end{array}\right)$

## NEG, NEGP, DNEG, DNEGP

## DGBIN

Converts Gray code data at device designated by (s) to BIN 32-bit data and stores at device designated by (D).


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data of (S is other than 0 to 32767 when the GBIN instruction is <br> executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4100 | The data of © is other than 0 to 2147483647 when the DGBIN <br> instruction is executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the Gray code data at D100 when X10 is ON to BIN data, and stores the result at D200.
[Ladder Mode]
[List Mode]


| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
|  |  | LD | X10 |  |
| 1 | GBINP | D100 | D200 |  |
| 4 | END |  |  |  |
|  |  |  |  |  |

(2) The following program converts the Gray code data at D10 and D11 to BIN data when X1C is ON, and stores the result at D0 and D1.
[Ladder Mode]
[List Mode]


| Step |  | Instruction | Device |
| :---: | :--- | :--- | :---: |
| 0 | LD | X1C |  |
| 1 | DGBINP | D10 | DO |
| 4 | END |  |  |
|  |  |  |  |
|  |  |  |  |

### 6.3.11 NEG, NEGP, DNEG, DNEGP


(D) : Head number of the devices where the data for which complement of 2 is performed is stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | J1. |  | UIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - |  |

## Function

## NEG

(1) Reverses the sign of the 16-bit device designated by (D) and stores at the device designated by (D).
Before execution (D)

$-21846$
Sign conversion

(2) Used when reversing positive and negative signs.

## DNEG

(1) Reverses the sign of the 32-bit device designated by (D) and stores at the device designated by (D).

Before
execution (D)

$-218460$

Sign
conversion - )


After
execution (D)
(D)

(2) Used when reversing positive and negative signs.

## Operation Error

(1) There is no operation error in the NEG(P) or DNEG(P) instruction.

## Program Example

(1) The following program calculates a total for the data at D10 through D20 when XA goes ON, and seeks an absolute value if the result is negative.

## [Ladder Mode]



## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | $\stackrel{\text { LD }}{ }$ | X0A |  |
| 4 | AND OUT | D10 | D20 |
| 4 | LD | $\times \mathrm{OA}$ |  |
| 6 | -P | D20 | D10 |
| 9 | AND | M3 |  |
| 10 | NEGP | D10 |  |
| 12 | END |  |  |

### 6.3.12 eneg, enegr

- Basic model QCPU: The serial number (first five digits) is "04122" or later.

(D) : Head number of the devices where the 32-bit floating decimal point data whose sign is to be reversed is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J1\% |  | UIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $0^{* 1}$ | - |  |

*1: Available only in multiple Universal model QCPU and LCPU

## Function

(1) Reverses the sign of the 32-bit floating decimal point type real number data designated by ( $\mathbb{D}$, and stores at the device designated by ( ${ }^{\text {( }}$.
(2) Used when reversing positive and negative signs.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is 0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program inverts the sign of the 32-bit floating decimal point type real number data at D100 and D101 when X20 goes ON, and stores result at D100 and D101.
[Ladder Mode]
[List Mode]

[Operation]


### 6.3.13 EdNeg, EdNeGP


(D) : Head number of the devices where the 64-bit floating decimal point data whose sign is to be reversed is stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J!... |  | U...\|G | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

(1) Reverses the sign of the 64-bit floating decimal point type real number data designated by ( $\mathbb{D}$, and stores at the device designated by (D).
(2) Used when reversing positive and negative signs.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The specified device value is 0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program inverts the sign of the 64-bit floating decimal point type real number data at D0 to D3 when X20 goes ON, and stores result at D0 to D3.
[Ladder Mode]
[List Mode]

[Operation]


### 6.3.14 вквCD, BKBCDP


(S) : Head number of the devices where BIN data is stored (BIN 16 bits)
(D) : Head number of the devices where the converted BCD data will be stored (BCD 4 digits)
n : Number of variable data blocks (BIN 16 bits)


## Function

(1) Converts BIN data (0 to 9999) n points from device designated by © to BCD, and stores result following the device designated by (D).

Must always be " 0 ".
 BCD conversion


888888880000
$\infty \quad \ln -\infty$ rN rot
BCD 1234 01001101010010110100


(D) +2 BCD 1545 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

(D) $+(\mathrm{n}-2) \mathrm{BCD} 432101000001100100001$
(D) $+(\mathrm{n}-1)$ BCD $55550010110: 1: 0110: 10110110110$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The nth data from the device specified by (s) is outside the 0 to 9999 <br> range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points specified in $n$ exceed those of the corresponding device <br> specified in (s) or ©( <br> The same device is specified in (s) and (©). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts, when X20 is turned ON, the BIN data stored at D100 to D102 to BCD and stores the operation result into the area starting from D200.

## [Ladder Mode]

[List Mode]
[Operation]


### 6.3.15 BKBIN, BKBINP


(S) : Head number of the devices where BCD data is stored (BCD 4 digits)
(D) : Head number of the devices where the converted BIN data will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Number of variable data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J.. |  | UWIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Converts BCD data (0 to 9999) n points from device designated by © to BIN, and stores result following the device designated by (D).

|  |  |  |
| :---: | :---: | :---: |
| (5) | BCD 1234 | 000011001100001110111000 |
| (5) +1 | BCD 5678 |  |
| (S) +2 | BCD 1545 | 0000110010,101100001101 |
|  |  | ) |
| (S) $+(\mathrm{n}$ | BCD 4321 | 0110000011100011000001 |
| (S) $+(\mathrm{n}$ | BCD 5555 | 01101100101101100101101 |

BIN conversion

## 

(D) BIN 1234
(D) +1 BIN 5678
(D) +2 BIN 1545
(D) $+(n-2)$ BIN 4321
(D) $+(n-1)$ BIN 5555


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The nth data from the device specified by (s) is outside the 0 to 9999 <br> range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points specified in $n$ exceed those of the corresponding device <br> specified in (S) or ©(D. <br> The same device is specified in (s) and (©). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts, when X20 is turned ON, the BCD data stored at D100 to D102 to BIN and stores the operation result into the area starting from D200.
[Ladder Mode]

[List Mode]

[Operation]

|  | 808 <br> 888888880000 <br>  |
| :---: | :---: |
| D100 BCD 8080 |  |
| D101 BCD 7654 |  |
| D102 BCD 9999 |  |
|  |  |
| D200 BIN 8080 |  |
| D201 BIN 7654 |  |
| D202 BIN 9999 |  |

### 6.3.16 ECON, ECONP


(S) : Conversion source data, or head number of the device where conversion source data is stored (Real number (single precision))
(D) : Head number of the device where the converted data is stored (Real number (double precision))

| Setting Data | Internal Devices |  | R, ZR | J! |  | UKIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  | $\bigcirc$ |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  | - |  | - |

## Function

Converts 32-bit floating-point real number specified for (s) into 64-bit floating-point real number, and stores the conversion result to the device specified for (D).


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: $0,2^{-126} \leqq \mid \text { Specified device value } \mid<2^{128}$ <br> The specified device value is 0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The program which converts 32-bit floating-point real number of the devices, D10 to D11, into 64-bit floating-point real number when X0 turns ON, and outputs the conversion result to the devices, D0 to D3.
[Ladder Mode]

## [List Mode]




### 6.3.17 EDCON, EDCONP


(S) : Conversion source data, or head number of the device where conversion source data is stored (Real number (double precision))
(D) : Head number of the device where the converted data is stored (Real number (single precision))

| Setting Data | Internal Devices |  | R, ZR | Jul |  | UIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $\bigcirc$ | - | - |

## Function

Converts 64-bit floating-point real number specified for (s) into 32-bit floating-point real number, and stores the conversion result to the device specified for (D).


64-bit floating-point real number

32-bit floating-point real number

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid$ Specified device value $\mid<2^{1024}$ <br> The specified device value is 0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The conversion result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Conversion result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The program which converts 64-bit floating-point real number of the devices, D10 to D13, into 32-bit floating-point real number when X0 turns ON, and outputs the conversion result to the devices, D0 to D1.

## [Ladder Mode]


[List Mode]


### 6.4 Data Transfer Instructions

6.4.1

MOV, MOVP, DMOV, DMOVP
Basic High
periormance Process Redundant Universal LCPU

(5) : Data to be transferred or the number of the device where the data to be transferred is stored (BIN $16 / 32$ bits)
(D) : Number of the device where the data will be transferred (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|IG! | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## MOV

(1) Transfers the 16-bit data from the device designated by (S) to the device designated by (D).

Before transfer S


## DMOV

(1) Transfers 32-bit data at the device designated by (S) to the device designated by (D).
(S) +1
(S)
Before transfer
(S)

| $\mathrm{b} 15-\ldots$ | b |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 |

(D) +1
$\zeta$ Transfer
(D)

After transfer

## Operation Error

(1) There is no operation error in the MOV $(\mathrm{P})$ or $\mathrm{DMOV}(\mathrm{P})$ instruction.

## Program Example

(1) The following program stores input data from X 0 to XB at D 8 .
[Ladder Mode] [List Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 4 \end{aligned}$ | $\underset{\substack{\text { MOVPP } \\ \text { CND }}}{ }$ | $\begin{array}{ll} \hline \text { SM4 } 400 \\ \text { K3X0 } \end{array}$ |

(2) The following program stores the constant K155 at D8 when X8 goes ON.
[Ladder Mode]
[List Mode]

(3) The following program stores the data from D0 and D1 at D7 and D8.
[Ladder Mode]
(4) The following program stores the data from X 0 to X 1 F at D 0 and D 1 .
[Ladder Mode]
[List Mode]

| Instruction | Device |
| :---: | :---: |
| DMovp |  |

Basic

- Basic model QCPU: The serial number (first five digits) is "04122" or later.
6.4.2 EMOV, EMOVP
[List Mode]


告
(S) : Data to be transferred or number of the device to which the data to be transferred is stored (real number)
(D) : The number of the device to which the transferred data will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Jा. |  | UIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $0^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $0^{* 1}$ | - | - |

*1: Available only in multiple Universal model QCPU, LCPU

## Function

Transfers 32-bit floating decimal point type real number data being stored at the device designated by © to a device designated by (D).


## Operation Error

(1) There is no operation error in the EMOV(P) instruction.

## Program Example

(1) The following program stores the real numbers at D10 and D11 at D0 and D1.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program stores the real number -1.23 at D10 and D11 when X8 is ON. [Ladder Mode]
[List Mode]

[Operation]


### 6.4.3 EDMOV, EDMOVP


(S) : Data to be transferred or number of the device to which the data to be transferred is stored (real number)
(D) : The number of the device to which the transferred data will be stored (real number)

| Setting <br> Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

Transfers 64-bit floating decimal point type real number data being stored at the device designated by (S) to a device designated by (D.


## Operation Error

(1) There is no operation error in the EDMOV(P) instruction.

## Program Example

(1) The following program stores the 64-bit floating decimal point type real number at D10 to D13 at D0 to D3.
[Ladder Mode]

## [List Mode]

[EDMOVP D10

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 4 | $\begin{aligned} & \text { LD } \\ & \text { EDMOVP } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \sin 400^{\prime} \quad \text { D0 } \\ & \text { D10 } \end{aligned}$ |

[Operation]
$\mathrm{D} 13 \frac{\mathrm{D} 12}{36} \frac{\mathrm{D} 11}{475} \frac{\mathrm{D} 10}{}$

D3 D2 D1 D0 D0
(2) The following program stores the real number -1.23 at D 10 to D 13 when X 8 is ON .
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 7 | $\begin{aligned} & \text { LD } \\ & \text { EDMOVP } \\ & \text { END } \end{aligned}$ | $\begin{array}{ll} \mathrm{X8} \\ \mathrm{E}-1.23 \quad \mathrm{D} 10 \end{array}$ |

[Operation]
$\square$

D13 D12 $\frac{\text { D11 }}{-1} \frac{\text { D10 }}{23}$

### 6.4.4 \$MOV, \$MOVP

## Basic Periomance Process Redundant Universal LCPU


(s) : Character string to be transferred (maximum string length: 32 characters) or head number of the devices where the character string to be transferred is stored (character string)
(D) : Head number of the devices where the transferred character string will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | Jा" |  | U\|GI | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Transfers the character string data designated by (S) to the devices from the device designated by (D) and onward.

The character string data enclosed in " (double quotes) or devices from the number specified by © to the device number storing " $00_{\mathrm{H}}$ " are transferred all at once.

(S) | 2nd character 1 1st character |
| :--- | :--- |

(D) |  | 2nd character |
| :--- | :--- |
| (D) | 1st character |
| 4n |  |

S +1 4th character ! 3rd character
$\square$
(D) +1

(S) +


- Indicates the end of character string.
(2) Processing will be performed without error even in cases where the range for the devices storing the character data to be transferred (S) to (s)+n) overlaps with the range of the devices which will store the character string data after it has been transferred ( $(\mathrm{D})$ to (D) +n ).
The following occurs when the character string data that had been stored from D10 to D13 is transferred to D11 to D14:

| b15---- b8b7---- b0 |  |  | --- b8 b7 | Character string before transfer is remained. |
| :---: | :---: | :---: | :---: | :---: |
| D10 | 32н (2) 31 н (1) | -D10 | 32н (2) 31 н (1) |  |
| D11 | 34н (4) 33 н (3) | D11 | 32н (2) 31 н (1) |  |
| D12 | 36н (6) 35 н (5) | D12 | 34 н (4) ${ }^{\text {( }} 33$ н (3) |  |
| D13 | 00H | D13 | 36н (6) ${ }^{\text {( }} 35$ н (5) |  |
| D14 |  | -D14 | 00\% |  |

(3) If the " $00_{\mathrm{H}}$ " code is being stored at lower bytes of $(\mathrm{S}) \mathrm{n}, \mathrm{n} 00_{\mathrm{H}}$ " will be stored at both the higher bytes and the lower bytes of (D) $+n$.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | There is no "00 ${ }_{H}$ " code stored in the devices between the device number specified by (S) and the corresponding device number. The entire character string cannot be stored in the points between the device number specified by (s) and the last device number of the corresponding device. <br> The character string of (s) exceeds 16383 characters. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The character string data stored in D10 to D12 is transferred to D20 to D22 when X0 goes ON.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{L}, \\ & \substack{\text { sMovP } \\ \text { ENN }} \end{aligned}$ | X0 D10 | D20 |

[Operation]

(2) When XO is turned ON , the character string "ABCD" is transferred to D20 and D21.
[Ladder Mode]
[List Mode]


### 6.4.5 CML, CMLP, DCML, DCMLP


(S) : Data to be reversed or the number of the device where data to be reversed is stored (BIN $16 / 32$ bits)
(D) : Number of the device where the reversing result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U'IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

CML
(1) Inverts 16-bit data designated by (S) bit by bit, and transfers the result to the device designated by (D).


## DCML

(1) Inverts 32-bit data designated by (S) bit by bit, and transfers the result to the device designated by (D).





$$
\text { (D) }+1
$$

Inversion (D)
After execution
(D)


## Operation Error

(1) There is no operation error in the $\operatorname{CML}(\mathrm{P})$ or $\operatorname{DCML}(\mathrm{P})$ instruction.

## Program Example

(1) The following program inverts the data from X 0 to X 7 , and transfers result to DO .

## [Ladder Mode]

[List Mode]

[Operation]

(2) The following program inverts the data at M16 to M23, and transfers the result to Y40 to Y47.
[List Mode]

[Operation]

$$
\text { If "Number of bits of }(S)<\text { Number of bits of (D)" }
$$


(3) The following program inverts the data at D0 when X 3 is ON , and stores the result at D16. [Ladder Mode]
[List Mode]

[Operation]

(4) The following program inverts the data at X0 to X1F, and transfers results to D0 and D1.
[Ladder Mode]
[List Mode]


| Instruction | Device |
| :--- | :--- |
| SMM402 <br> KCML <br> KCMD <br> END | D0 |

[Operation]
If "Number of bits of (S) < Number of bits of (D)"

(5) The following program inverts the data at M16 to M35, and transfers it to Y40 to Y63.
[Ladder Mode]
[List Mode]

[Operation]

> If "Number of bits of (S)<Number of bits of (D)"

(6) Inverts the data at D0 and D1 when X 3 is ON, and stores the result at D16 and D17.
[Ladder Mode]
[List Mode]

[Operation]

6.4.6 вмоV, вмоvр

(S) : Head number of the devices where the data to be transferred is stored (BIN 16 bits)
(D) : Head number of the devices of transfer destination (BIN 16 bits)
$\mathrm{n} \quad$ : Number of transfers (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | गा] |  | UIG] | Zn |  | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |
| (5) | $\bigcirc$ |  |  |  |  |  | - |  |  | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  |  | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ |  | - |

## Function

(1) Transfers in batch 16-bit data of $n$ points from the device designated by (s) to location $n$ points from the device designated by (D).

(2) Transfers can be accomplished even in cases where there is an overlap between the source and destination device. In the case of transmission to the smaller device number, transmission is from (s); for transmission to the larger device number, transmission is from (S) $+(n-1)$.
However, as shown in the example below, when transferring data from $R$ to $Z R$, or from $Z R$ to $R$, the range to be transferred (source) and the range of destination must not overlap.
Transfer from $R$ to $R$, or from $Z R$ to $Z R$ can be performed without any problem.

- ZR transfer range ((specified head No. of ZR) to (specified head No. of ZR + the number of transfers -1))
- R transfer range ((specified head No. of R + file register block No. $\times 32768$ ) to (specified head No. of $\mathrm{R}+$ file register block No. $\times 32768$ + the number of transfers -1 ))


## Example

Transfer ranges of ZR and R overlap when transferring 10000 blocks of data from ZR30000 (source) to R10 (block No. 1 of the destination).

- ZR transfer range $\rightarrow$ (30000) to $(30000+10000-1) \rightarrow(30000)$ to (39999)
- $R$ transfer range $\rightarrow(10+(1 \times 32768))$ to $(10+(1 \times 32768)+10000-1)$

$$
\rightarrow(32778) \text { to (42777) }
$$

Therefore, the range 32778 to 39999 overlaps and the data is not correctly transferred.

(3) When (S) is a word device and (D) is a bit device, the object for the word device will be the number of bits designated by the bit device digit designation.

If K1Y30 has been designated by © , the lower four bits of the word device designated by © will become the object.

(4) If bit device has been designated for (S) and (D), then (S) and (D) should always have the same number of digits.
(5) When using a link direct device and an intelligent function module device for (s) and (D), only either of (S) or (D) can be used.
(6) Selection whether to check a device range

Whether to check a device range during execution of the BMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established).

While SM237 is ON, whether (S) to (S) + (n) -1 and (D) to (D) + (n) - 1 are within the device range or not are not checked.

## Caution

While SM237 is on, do not make the following access.

- The indexing target exceeds the device range.
- The value obtained from "(D) to (D) $+(n)-1$ " is over the boundaries of the device ranges. ${ }^{* 1}$
- Accessing the file register with file register not set.
- Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).
*1: Refer to the DFMOV instruction.


## Point ${ }^{9}$

SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or later and LCPU.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in n exceed those of the corresponding device specified in (S) or (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program outputs the lower 4 bits of data at D66 to D69 to Y30 to Y3F in 4-point units.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program outputs the data at X20 to X2F to D100 to D103 in 4-point units.
[Ladder Mode]

## [List Mode]



| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & \overline{L D} \\ & \substack{\text { BMOVP } \\ \text { END }} \end{aligned}$ | $\begin{aligned} & \sin M 02 \\ & \mathrm{~K}_{1} \times 20 \end{aligned}$ | D100 |

[Operation]

Before execution | X2F--X2OX2B--X28X27--X24X23-- X20 |
| :---: |
| $1: 0$ |



Filled with 0s.

### 6.4.7 FMOV, FMOVP

Basic $\begin{aligned} & \text { High } \\ & \text { pefformance }\end{aligned}$ Proce
Redundant
Universal
LCPU

(S) : Data to be transferred or the head number of the devices where the data to be transferred is stored (BIN 16 bits)
(D) : Head number of the devices of transfer destination (BIN 16 bits)
n : Number of transfers (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U1G: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | - |
| n | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  | - |

## Function

(1) Transfers 16-bit data at the device designated by (S) to $n$ points of devices starting from the one designated by (D).

(2) In cases where (S) designates a word device and (D) a bit device, the number of bits designated by digit designation for the bit device will be the object bits for the word device (S).
If K1Y30 has been designated by ( $\mathbb{D}$, the lower 4 bits of the word device designated by (S) will become the object.

$\square^{\text {Transfer }}$

$$
\begin{aligned}
& \text { - (D) }+\underbrace{(\mathrm{D})+2(\mathrm{D}+1} \underbrace{(\mathrm{D})}
\end{aligned}
$$

(3) If bit device has been designated for (S) and (D), then (S) and (D) should always have the same number of digits.
(4) Selection whether to check a device range

Whether to check a device range during execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237) (only when the conditions for subset processing are established).
While SM237 is ON, whether (D) to (D) + ( $n$ ) - 1 is within the device range or not is not checked.
For details of SM237, refer to the User's Manual (Hardware design, Maintenance andlnspection) for the CPU module used.

## Caution

While SM237 is on, do not make the following access.

- The indexing target exceeds the device range.
- The value obtained from "(D) to (D) $+(n)-1$ " is over the boundaries of the device ranges. ${ }^{* 1}$
- Accessing the file register with file register not set.
- Accessing the area where the multiple CPU high speed transmission area device is not available (only for the QCPU).
*1: Refer to the DFMOV instruction.


## Point ${ }^{\rho}$

SM237 can be used only for the Universal model QCPU whose first 5 digits of serial number is 10012 or later and LCPU.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in n exceed those of the corresponding device specified in (S) or (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program outputs the lower 4 bits of D0 when XA goes $O N$ to $Y 10$ to $Y 23$ in 4-bit units.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program outputs the data at X 20 through X 23 to D100 through D103 when XA goes ON.
[Ladder Mode]
[List Mode]


[Operation]


### 6.4.8 DFMOV, DFMOVP



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S) : Data to be transferred or head number of the devices where the data to be transferred are stored (BIN 32 bits)
(D) : Head number of the devices of transfer destination (BIN 32 bits)
n : Number of transfers (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U!IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | - |
| n | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  | - |

## Function

(1) This instruction transfers 32-bit data of the device specified by © to the n-point devices starting from the device specified by (D).
(S) +1 ,

(D) +1 ,
(D)
(D) +3 ,
(D) +2
(D) +5 ,
(D) +4
(D) $+n-1$,
(D) $+n-2$

|  |  |
| :---: | :---: |
|  | 1234567н |
|  | 1234567 ${ }_{\text {H }}$ |
|  | 1234567 ${ }_{\text {H }}$ |
|  | , |
| -2 | 1234567H |

(2) If (s) specifies data of a device with digit specification, the amount of data to be transferred will be the amount of the data specified digit.
If K5Y0 is specified by © , the lower 20 bits (five digits) of the word device specified by © will be the object.


(3) If $(\mathbb{D})$ specifies data of a device with digit specification, the amount of data stored in the device specified by (D) will be transferred.

If K5Y0 is specified by (D), the lower 20 bits of the word device specified by © will be the object.
If both (S) and (D) specify data of a device with digit specification, the amount of data specified by (D) will be transferred regardless of the number of digits.

(4) If the value specified by n is 0 , the instruction will be not processed.
(5) Whether to check a device range during the execution of the FMOV instruction can be selected with the device range check inhibit flag (SM237). (Only when the conditions of the subset processing are established)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

$\left.$| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | $\mathbf{\text { LCPU }} \right\rvert\,$

## Program Example

(1) The following program stores the value data stored at Y 0 to $\mathrm{Y} 13(20$ bits) into D 10 to D 17 , when M 0 is turned on,

## [Ladder Mode]

[List Mode]


| Instruction | Device |
| :--- | :--- |
| LD | MO |
| DFMOV | K5YO D10 K4 |
| END |  |

## XCH, XCHP, DXCH, DXCHP

[Operation]
Y1F


6.4.9 $\mathrm{XCH}, \mathrm{XCHP}, \mathrm{DXCH}, \mathrm{DXCHP}$ Basic High
pefforma Process Redundan Universal LCPU
$\square$ indicates an instruction symbol of $\mathrm{XCH}, \mathrm{DXCH}$.

(017, (22): Head number of the devices where the data to be exchanged is stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (1) | $\bigcirc$ |  |  |  |  |  |  | - |  |
| (12) | $\bigcirc$ |  |  |  |  |  |  | - |  |

## Function

## XCH

(1) Conducts 16-bit data exchange between (D1) and (D2).


## DXCH

(1) Conducts 32 -bit data exchange between (11) +1 , (11) and (12) +1 , (12).



|  | (11) + | 1 (11) |  | (12) +1 |  | (12) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b31--- | --b16b15- | ----b0 | b31--- | --b16 b15- | -----b0 |
| After execution | 00000 |  | 111111 | 1, 11111 | 000011111 | 0000 |

## Operation Error

(1) There is no error in the $\mathrm{XCH}(\mathrm{P})$ or $\mathrm{DXCH}(\mathrm{P})$ instruction.

## Program Example

(1) The following program exchanges the present value of T0 with the contents of D 0 when X 8 goes ON .
[Ladder Mode]
[List Mode]


| Step |  | Instruction |
| :---: | :--- | :---: |
|  |  | Device |
| 0 | LD | X8 |
| 1 | XCHP | T0 |
| 4 | END | D0 |
|  |  |  |

(2) The following program exchanges the contents of D0 with the data from M16 to M31 when X10 goes ON.
[Ladder Mode]
[List Mode]

(3) The following program exchanges the contents of D0 and D1 with the data at M16 to M47 when X10 goes ON. [Ladder Mode] [List Mode]

(4) The following program exchanges the contents of D0 and D1 with those of D9 and D10 when M0 goes ON.
[Ladder Mode] [List Mode]


### 6.4.10 вХСН, ВХСНР

## Basic

High
Process
Redundant
Universal
LCPU

(D1), (12): Head number of the devices where the data to be exchanged is stored (BIN 16 bits)
n : Number of exchanges (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U'IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (11) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| (12) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## BXCH, BXCHP

## Function

(1) Exchanges 16-bit data of $n$ points from device designated by (11) and 16-bit data of $n$ points from device designated by (22).


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in $n$ exceed those of the corresponding device <br> specified in (1) or (2). <br> The ©(2) and (2) devices overlap. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program exchanges 16-bit data for 3 points from D200 for 16-bit data for 3 points from R0 when X1C goes ON.
[Ladder Mode]

[Operation]
D202 $\qquad$

R0 ${ }^{\mathrm{b} 1}$

R1 $0,0,1: 10001110: 0,1,1000111$
R2 1, 1,0,0000,0, 1, 1,0,000000
[List Mode]

| Step |  | Instruction |  | Device |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X1C |  |  |
| 1 | BXCHP | D200 | R0 | K3 |
| 5 | END |  |  |  |
|  |  |  |  |  |

$\rightarrow$


### 6.4.11 SWAP, SWAPP

Basic
High
Process
Redundant
Universa
LCPU


## Function

(1) Exchanges the higher and lower 8 bits of the device designated by (D).



## Operation Error

(1) There is no operation error in the $\operatorname{SWAP}(P)$ instruction.

## Program Example

(1) The following program exchanges the higher 8 bits and lower 8 bits of R10 when X 10 goes ON .

## [Ladder Mode]

[SWAPP R10
[Operation]


6.5 Program Branch Instructions
6.5.1 CJ, SCJ, JMP
Basic High $\begin{gathered}\text { befirmance } \\ \text { Process Redundant Universal LCPU }\end{gathered}$

$P^{* *}$ : Pointer number of jump destination (Device name)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U!IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| P | - |  |  |  |  |  |  |  | $\bigcirc$ |

## Function

## CJ

(1) Executes the program specified by the pointer number within the same program file, when the execution command is ON.
(2) When the execution command is OFF, the program at the next step is executed.


CJ


## SCJ

(1) Executes the program specified by the pointer number within the same program file starting with the scan immediately after $\mathrm{OFF} \rightarrow \mathrm{ON}$ of the execution command.
(2) When the execution command is OFF or turned ON $\rightarrow$ OFF, the program at the next step is executed.


## JMP

(1) Unconditionally executes program of designated pointer number within the same program file.

## Point ${ }^{P}$

Note the following points when using the jump instruction.

1. After the timer coil has gone ON, accurate measurements cannot be made if there is an attempt to jump the timer of a coil that has been turned ON using the CJ, SCJ or JMP instructions.
2. Scan time is shortened if the CJ, SCJ or JMP instruction is used to force a jump to the OUT instruction.
3. Scan time is shortened if the CJ, SCJ or JMP instruction is used to force a jump to the rear.
4. The CJ, SCJ, and JMP instructions can be used to jump to a step prior to the step currently being executed. However, it is necessary to consider methods to get out of the loop so that the watchdog timer does not time out in the process.

5. The device to which a jump has been made with the CJ, SCJ or JMP does not change.


Jumps to label P19 when XB turns ON. Y43 and Y49 remain unchanged regardless of whether XB and XC are turned ON/OFF during the execution of CJ instruction.
6. The label ( $\mathrm{P}^{*}$ ) occupies step 1.

7. The jump instructions can be used only for pointer numbers within the same program file.
8. If a jump is made to a pointer number inside the skip range during a skip operation, program execution will be taken up following the pointer number of the jump destination.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4210 | The specified pointer number is not set before the END instruction. A pointer number which is not in use as a label in the same program has been specified. A common pointer in another program is specified. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program jumps to P3 when X 9 goes ON .
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 9$ |
| 1 | $\stackrel{C J}{\sim}$ | P3 $\times 30$ $\times 1$ |
| 4 | OUT | Y6F |
| 5 | P3 |  |
| ${ }_{7}^{6}$ | ${ }_{\text {LJU }}^{\text {LD }}$ | X41 Y7E |
| 8 | END | Y7E |

(2) The following program jumps to P3 from the next scan after XC goes ON.
[Ladder Mode]
[List Mode]


| Instruction |  | Device |
| :--- | :--- | :--- |
| LD | $\times 0 C$ |  |
| SCJ | $P 3$ |  |
| LD | $\times 30$ |  |
| OUT | $Y 6 F$ |  |
| P3 | $\times 41$ |  |
| LD | YYT |  |
| OND |  |  |

## Caution

(1) When using the Universal model QCPU and LCPU with the SCJ instruction, inserting "AND SM400" (or the NOP instruction) in immediately before the SCJ instruction is required.
[Program example 1]
[Ladder Mode]

[List Mode]

[Program example 2]
[Ladder Mode]
(SCJ PO COO

## [List Mode]

| Step | Instruction | Device |
| :---: | :--- | :--- | :--- |
| 0 | LD | M0 |
| 1 | OUT | Y0 |
| 2 | AND | SM400 |
| 3 | SCJ | P0 |
|  |  |  |
|  |  |  |

### 6.5.2 GOEND



## Function

(1) Jumps to the FEND or END instruction in the same program file.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4200 | After the FOR instruction was executed, the GOEND instruction was <br> executed prior to the NEXT instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | After the CALL, ECALL instruction was executed, the GOEND <br> instruction was executed prior to the the RET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4221 | During an interrupt program, the GOEND instruction was executed prior <br> to the IRET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4230 | The GOEND instruction was executed during the CHKCIR to CHKEND <br> instruction execution. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4231 | The GOEND instruction was executed during the IX to IXEND <br> instruction execution. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program jumps to the END instruction if DO holds a negative number.
[Ladder Mode]
[List Mode]


| Step | Instruction | Device |
| :---: | :--- | :---: |
| 0 | LD< | DO |
| 3 | GOEND | KO |
| 4 | END |  |
|  |  |  |
|  |  |  |

### 6.6 Program Execution Control Instructions

### 6.6.1 <br> DI, EI, IMASK

1 When the Basic model QCPU is used

(s) : Interrupt mask data or head number of the devices where the interrupt mask data is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju: |  | U...IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

DI
(1) Disables the execution of an interrupt program until the El instruction has been executed, even if a start cause for the interrupt program occurs.
(2) A DI state is entered when power is turned ON or when the CPU module is reset.

EI
The El instruction is used to clear the interrupt disable state resulting from the execution of the DI instruction, and to create a state in which the interrupt program designated by the interrupt pointer number certified by the IMASK instruction can be executed.
When the IMASK instruction is not executed, I32 to I47 are disabled.


Even if a cause of interrupt occurs during
the execution of the sequence program
between the DI and EI instructions, execution
of the interrupt program is suspended until
the processing of the sequence program
is completed.

## IMASK

(1) Enables/disables the execution of the interrupt program marked by the designated interrupt pointer by using the bit pattern of 8 points from the device designated by (S).

- 1(ON). $\qquad$ .Interrupt program execution enabled
- 0(OFF).....Interrupt program execution disabled
(2) The interrupt pointer numbers corresponding to the individual bits are as shown below:

(5) | b 15 | b 14 | b 13 | b 12 | b 11 | b 10 | b 9 | b 8 | b 7 | b 6 | b 5 | b 4 | b 3 | b 2 | b 1 | b 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 115 | $\mid 14$ | 113 | 112 | 111 | 110 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 |






(S) +6 |111!|110!|109!|108!|107!|106!|105!|104!|103!|102!|101!|100! 199! 198 ! $197!196$
(S) +7 |127!|126!|125!|124!|123!|122!|121!|120!|119!|118!|117!|116!|115!|114!|113!|112
(3) When the power is turned ON or when the CPU module has been reset, the execution of interrupt programs 10 to $I 31, I 48$ to 1127 is enabled, and the execution of interrupt programs 132 to 147 is disabled.
(4) The statuses of devices (S), (S) +1 , (S) +2 , and (S) +3 to (S) +7 are stored in SD715 to SD717 and SD781 to SD785 (storage area for the IMASK instruction mask pattern).
(5) Although the special registers are separated as SD715 to SD717 and SD781 to SD785, device numbers should be designated as (S) to (S)+7 successively.

## Operation Error

(1) There is no operation error in the $\mathrm{DI}, \mathrm{EI}$, or IMASK instruction.


## Program Example

(1) The following program is designed to enable the execution of only the interrupt programs having the interrupt pointer numbers I1 and I3 while XO is ON.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |
| 1 | CJ | P10 |  |
| 3 | DI |  |  |
| 4 | P10 |  |  |
| 5 | LD | X1 |  |
| 6 | CJ | P20 |  |
| 8 | LD | $\times 0$ |  |
| 9 | MOVP | HOA | D10 |
| 11 | FMOVP | K0 | D11 |
| 15 | IMASK | D10 |  |
| 17 | El |  |  |
| 18 | P20 |  |  |
| 19 | LD | MO |  |
| 20 | OUT | Y20 |  |
| 21 | FEND |  |  |
| 22 | 11 |  |  |
| 23 | LD | M10 |  |
| 24 | MOVP | K10 | D100 |
| 26 | IRET |  |  |
| 27 | 13 |  |  |
| 28 | LD | M11 |  |
| 29 | +P | D100 | D200 |
| 32 | IRET |  |  |
| 33 | END |  |  |

When the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU or LCPU is used

(s) : Head number of the devices where the interrupt mask data is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J!: |  | U:IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

## DI

(1) Disables the execution of an interrupt program until the El instruction has been executed, even if a start cause for the interrupt program occurs.
(2) A DI state is entered when power is turned ON or when the CPU module is reset.

El
The El instruction is used to clear the interrupt disable state resulting from the execution of the DI instruction, and to create a state in which the interrupt program designated by the interrupt pointer number enabled by the IMASK instruction and the fixed cycle execution type program can be executed.
When the IMASK instruction is not executed, I32 to I47 are disabled.


Even if a cause of interrupt occurs during
the execution of the sequence program between the DI and El instructions, execution of the interrupt program is suspended until the processing of the sequence program is completed.

## IMASK

(1) Enables/disables the execution of the interrupt program marked by the designated interrupt pointer by using the bit pattern of 16 points from the device designated by (S).

- 1(ON).......Interrupt program execution enabled
- 0(OFF)......Interrupt program execution disabled
(2) The interrupt pointer numbers corresponding to the individual bits are as shown below:

(3) When the power is turned on or the CPU module is reset, the interrupt programs are as follows.
(a) High Performance model QCPU, Process CPU, and Redundant CPU

Execution of interrupt programs 10 to I 31 and I 48 to I 255 is enabled, and execution of interrupt programs I 32 to I 47 is disabled.
(b) Universal model QCPU and LCPU

Execution of interrupt programs IO to I31 and I45 to I255 is enabled, and execution of interrupt programs I32 to I44 is disabled.
(4) The status of devices (S), (S) +1 , (S) +2 , and (S) +3 to (S) +15 are stored in SD715 to SD717 and SD781 to SD793 (storage area for the IMASK instruction mask pattern).
(5) Although the special registers are separated as SD715 to SD717 and SD781 to SD793, device numbers should be designated as (5) to © +15 successively.

## Point ${ }^{\circ}$

1. An interrupt pointer occupies 1 step.

Stored at step 50

2. For the information on interrupt conditions, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals)
3. The DI state (interrupt disabled) is active during the execution of an interrupt program. Do not insert the El instructions in interrupt programs to attempt the execution of multiple interrupts, with interrupt programs running inside interrupt programs.
4. If there are the El and DI instructions within a master control, these instructions will be executed regardless of the execution/non-execution status of the MC instruction.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SD0.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The device specified by (s) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program creates an execution enabled state for the interrupt program marked by the interrupt pointer number when XO is ON .
[Ladder Mode]

[List Mode]


## IRET



| Setting Data | Internal Devices |  | R, ZR | J..) |  | U)IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

(1) Indicates the completion of interrupt program processing.
(2) Returns to sequence program processing following the execution of the IRET instruction.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> $\mathbf{Q 0 0 1}$ <br> $\mathbf{Q 0 1}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4220 | There is no pointer corresponding to the interrupt number. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4221 | After an interrupt occurred, the END, FEND, GOEND, or STOP <br> instruction was executed prior to the IRET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4223 | The IRET instruction was executed before the interrupt program is <br> executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4223 | The IRET instruction was executed during the fixed scan execution type <br> program. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds 1 to DO if MO is ON when the number 3 interrupt is generated.
[Ladder Mode]


### 6.7 I/O Refresh Instructions

6.7.1 RFS, RFSP
Basic Hig
High
Process
Redundan
Universal
LCPU

(S) : Head number of the devices to be refreshed (bits)
$\mathrm{n} \quad$ : Number of refreshes (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jい |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | (Only X, Y) | - |  |  |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | - |

## Function

(1) Refreshes only the device being scanned during a scan, and functions to fetch input from external sources or to output data to an output module.
(2) Fetching of input from or sending output to an external source is conducted in batch only after the execution of the END instruction, so it is not possible to output a pulse signal to an outside source during the execution of a scan.
When the I/O refresh instruction is executed, the inputs $(X)$ or outputs $(Y)$ of the corresponding device numbers are refreshed forcibly midway through program execution. Therefore, a pulse signal can be output to an external source during a scan.
(3) Use direct access inputs (DX) or direct access outputs (DY) to refresh inputs $(X)$ or outputs $(Y)$ in 1-point units.
[Program based on the RFS instruction]

[Program based on direct access input and direct access output]


## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in $n$ exceed those of the proximate I/O. | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |

## Program Example

(1) The following program refreshes X 100 to X 11 F and Y 200 to Y 23 F when M0 goes ON .
[Ladder Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 4 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { D } \\ & \text { ReSP } \\ & \text { RFSP } \\ & \text { REND } \end{aligned}$ | $\begin{array}{ll} \text { MO } & \\ \text { X10 } \\ \text { Y } 200 & \text { H20 } \\ \text { H40 } \end{array}$ |

### 6.8 Other Convenient Instructions

### 6.8.1 UDCNT1


(S) : (S) +0 : Input number for count input (bits)
(S) +1 : For setting count up/down (bits)

- OFF: Count up (add numbers when counting)
- ON: Count down (subtract numbers when counting)
(D) : Number of the counter to be enabled to start counting with the UDCNT1 instruction (Device name)
n : Value to set (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc\left(\right.$ Only X) ${ }^{* 1}$ | - | - | - |  |  |  |  | - |
| (D) | - | $\triangle\left(\right.$ Only C) ${ }^{*}$ | - | - |  |  |  |  | - |
| n | $\triangle^{* 2}$ | $\triangle^{* 2}$ | $\triangle^{* 2}$ | $\bigcirc$ |  |  |  |  | - |

*1: Only the $X$ device can be used for ©S. However, the $X$ device can be used only in the range of number of I/O points (the number of accessible points to actual I/O modules).
*2: Local devices and the file registers set for individual programs cannot be used.

## Function

(1) When the input designated at (S) goes from OFF to ON, the present value of the counter designated at (D) will be updated.
(2) The direction of the count is determined by the ON/OFF status of the input designated by © $\mathrm{S}+1$.

- OFF: Count up (counts by adding to the present value)
- ON : Count down (counts by subtracting from the present value)
(3) Count processing is conducted as described below:
- When the count is going up, the counter contact designated at (D) goes ON when the present value becomes identical with the setting value designated by n . However, the present value count will continue even when the contact of the counter designated at (D) goes ON. (See Program Example (1))
- When the count is going down, the counter for the contact designated at (D) goes OFF when the present value reaches the set value -1. (See Program Example (1))
- The counter designated at (D) is a ring counter. If it is counting up when the present value is 32767 , the present value will become -32768. Further, if it is counting down when the present value is -32768 , the present value will become 32767. The count processing performed on the present value is as shown below:


When counting down
(4) The UDCNT1 instruction triggers counting when the execution command is turned OFF $\rightarrow \mathrm{ON}$ and suspends counting when the execution command is turned $\mathrm{ON} \rightarrow \mathrm{OFF}$.
When the execution command is turned OFF $\rightarrow$ ON again, the counting resumes from the suspended value.
(5) The RST instruction clears the present value of the counter designated at (D) and turns the contact OFF.

Point ${ }^{8}$

1. With the UDCNT1 instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval |
| :--- | :---: |
| High Performance model QCPU, Process CPU, <br> Universal model QCPU, LCPU | 1 ms |

2. The set value cannot be changed during counting directed by the UDCNT1 instruction (while the execution command is ON). To change the set value, turn OFF the execution command.
3. Counters designated by the UDCNT1 instruction cannot be used by any other instruction. If they are used by other instructions, they will not be capable of returning an accurate count.
4. The UDCNT1 instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent UDCNT1 instructions are not processed.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The device specified by (s) exceeds the range of the corresponding device. | - | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) This program uses C0 (Up/Down counter) to count the number of times X0 goes from OFF to ON after X20 has gone ON.
[Ladder Mode]

## [List Mode]


[Operation]


### 6.8.2 UDCNT2

UDCNT2

(S) : © +0 : Input number for count input (A phase pulse) (bits)
(S) +1 : Input number for count input (B phase pulse) (bits)
(D) : Number of the counter to be enabled to start counting with the UDCNT2 instruction (Device name)
n : Value to set (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | O(Only X)** | - | - | - |  |  |  |  | - |
| (D) | - | $\triangle\left(\right.$ Only C) ${ }^{*}$ | - | - |  |  |  |  | - |
| n | $\triangle^{* 2}$ | $\triangle^{* 2}$ | $\triangle^{* 2}$ | $\bigcirc$ |  |  |  |  | - |

*1: Only the $X$ device can be used for ©s. However, the $X$ device can be used only in the range of number of I/O points (the number of accessible points to actual I/O modules).
*2: Local devices and the file registers set for individual programs cannot be used.

## Function

(1) The present value of the counter designated by (D) is updated depending on the status of the input designated by (S) (A phase pulse) and the status of the input designated by (S)+1 (B phase pulse).
(2) Direction of the count is determined in the following manner:

- When (S) is $\mathbf{O N}$, if (S +1 goes from OFF to ON, count up operation is performed (values are added to the present value of the counter).
- When (S) is ON, if (S) +1 goes from ON to OFF, count down operation is performed (values are subtracted from the present value of the counter).
- No count operation is performed if (S) is OFF.
(3) Count processing is conducted as described below:
- When the count is going up, the counter contact designated at (D) goes ON when the present value becomes identical with the setting value designated by n . However, the present value count will continue even when the contact of the counter designated at (D) goes ON. (See Program Example (1))
- When the count is going down, the counter for the contact designated at (D) goes OFF when the present value reaches the set value -1. (See Program Example (1))
- The counter designated at (D) is a ring counter. If it is counting up when the present value is 32767 , the present value will become -32768. Further, if it is counting down when the present value is -32768 , the present value will become 32767. The count processing performed on the present value is as shown below:

(4) Count processing conducted according to the UDCNT2 instruction begins when the count command goes from OFF to ON, and is suspended when it goes from ON to OFF.
When the execution command is turned OFF to ON again, the counting resumes from the suspended value.
(5) The RST instruction clears the present value of the counter designated at © and turns the contact OFF.

Point $P$

1. With the UDCNT2 instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval |
| :--- | :---: |
| High Performance model QCPU, Process CPU, <br> Universal model QCPU, LCPU | 1 ms |

2. The set value cannot be changed during counting directed by the UDCNT2 instruction (while the execution command is ON). To change the set value, turn OFF the execution command.
3. Counters designated by the UDCNT2 instruction cannot be used by any other instruction. If they are used by other instructions, they will not be capable of returning an accurate count.
4. The UDCNT2 instruction can be used as many as 5 times within all the programs being executed. The sixth and the subsequent UDCNT2 instructions are not processed.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | LCPU

## Program Example

(1) The following program performs a count operation as instructed by C0 (count up or down) on the status of X0 and X1 after X20 has gone ON.
[Ladder Mode]

[List Mode]

[Operation]


### 6.8.3 TTMR


(D) : (D) +0 : The device where measurement value is stored (BIN 16 bit)
(D) + 1: For CPU module system use (BIN 16 bit)
n : Measurement value multiplier (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jul |  | U'IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Measures the time while the execution command is ON in units of seconds, and stores the multiplied value of the measured time by the multiplier specified by n at the device designated by (D).
(2) Clears the device designated by (D) +0 or (D) +1 when the execution command is turned $\mathrm{OFF} \rightarrow \mathrm{ON}$.
(3) The multipliers that can be designated by n are as shown below:

| $\mathbf{n}$ | Multiplier |
| :---: | :---: |
| 0 | 1 |
| 1 | 10 |
| 2 | 100 |

## Point ${ }^{\rho}$

1. Time measurements are conducted when the TTMR instruction is executed. Using the JMP or similar instruction to jump the TTMR instruction will make it impossible to get an accurate measurement.
2. Do not change the multiplier designated by $n$ while the TTMR instruction is being executed. Changing this multiplier will result in an inaccurate value being returned.
3. The TTMR instruction can also be used in low speed execution type programs.
4. The device designated by (D) +1 is used by the system of the CPU module, so users should not change its value. If users do change this value, the value stored in the device designated by (D) will no longer be accurate.
(4) No processing is performed when the value specified by " n " is other than 0 to 2 .

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The device specified by (D) exceeds the range of the corresponding <br> device. | - | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program stores the amount of time that XO is ON at DO .
[Ladder Mode]
[List Mode]


### 6.8.4 STMR


(s) : Timer number (word)
n : Value to set (BIN 16 bits).
(D) : (D) +0 : Off delay timer output (bits)
(D) +1 : One shot timer output after OFF (bits)
(D) +2 : One shot timer output after ON (bits)
(D) +3 : ON delay and Off delay timer output (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:..\|G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\triangle^{* 1}$ | - | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  |  | - |
| (D) | $\bigcirc$ | - | - | - |  |  |  |  | - |

## Function

(1) The STMR instruction uses the 4 points from the device designated by (D) to perform four types of timer output.

- OFF delay timer output (D+0)

Goes ON at the leading edge of the command for the STMR instruction, and after the trailing edge of the command, goes OFF when the amount of time designated by n has passed.

- One shot timer output after OFF (D+1)

Goes ON at the trailing edge of the command for the STMR instruction, and goes OFF when the amount of time designated by n has passed.

- One shot timer output after ON (©+2)

Goes ON at the leading edge of the command for the STMR instruction, and goes OFF either when the amount of time designated by n has passed, or when the command for the STMR instruction goes OFF.

- ON delay timer output (D) +3 )

Goes ON at the trailing edge of the timer coil, and after the trailing edge of the command for the STMR instruction, goes OFF when the amount of time designated by n has passed.
(2) The timer coil designated by (S) turns ON at the leading edge and trailing edge of the command for the STMR instruction, and starts measurement of the present value.

- The timer coil measures to the point where the value reaches the set value designated by n , then enters a time up state and goes OFF.
- If the command for the STMR instruction goes OFF before the timer coil reaches the time up state, it will remain ON. Timer measurement is continued at this time. When the STRM instruction command goes ON once again, the present value will be cleared to 0 and measurement will begin once again.
(3) The timer contact goes ON at the leading edge of the command for the STMR instruction, and after the trailing edge is reached, the timer coil goes OFF at the trailing edge of the STMR instruction command.
The timer contact is used by the CPU module system, and cannot be used by the user.

(4) Measurement of the present value of the timer specified by the STMR instruction is executed regardless of the command ON/OFF status of the STMR instruction.

If the STMR instruction is jumped with the JMP or similar instruction, it will not be possible to get accurate measurement.
(5) Measurement unit for the timer designated by (D) is identical to the low speed timer.
(6) A value between 0 to 32767 can be set for $n$.

No operation if n is other than 0 to 32767 .
(7) The timer designated by © cannot be used by the OUT instruction.

If the STMR instruction and the OUT instruction use the same timer number, accurate operation will not be conducted.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | LCPU $\mid$

## Program Example

(1) The following program turns Y 0 and Y 1 ON and OFF once each second (flicker) when X 20 is ON .
(Uses 100 ms timer)
[Ladder Mode] [List Mode]


## [Timing Chart]



### 6.8.5 Rотс

Basic
High
Process
Redundant

(S) : (S) +0 : Measures the number of table rotations (for system use) (BIN 16 bits)
(s) +1 : Call station number (BIN 16 bits)
(S) +2 : Call item number (BIN 16 bits)
n 1 : Number of divisions of table (2 to 32767) (BIN 16 bits)
n2 : Number of low-speed sections (value from 0 to less than n1) (BIN 16 bits)
(D) : (D) +0 : A phase input signal (bits)
(D) +1 : B phase input signal (bits)
(D) $+2: 0$ point detection input signal (bits)
(D) +3 : High speed forward rotation output signal (for system use) (bits)
(D) +4 : Low speed forward rotation output signal (for system use) (bits)
(D) +5 : Stop output signal (for system use) (bits)
(D) +6 : Low speed reverse rotation output signal (for system use) (bits)
(D) +7 : High speed reverse rotation output signal (for system use) (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:..\|G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n1 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| n2 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | $\bigcirc$ | - |  | - |  |  |  |  | - |

## Function

(1) This control functions to enable shortest direction control of the rotary table to the position of the station number designated by (S) +1 in order to remove or deposit an item whose number has been designated by (S) +2 on a rotary table with equal divisions of the value designated by n 1 .
(2) The item number and station number are controlled as items allocated by counterclockwise rotation.
(3) The system uses (S) +0 as a counter to instruct it as to what item is at which number counting from station number 0 . Do not rewrite the sequence program data.
Accurate controls will not be possible in cases where users have rewritten the data.
(4) The value of n 2 should be less than the number of table divisions specified by n 1 .
(5) (D) +0 and (D) +1 are $A$ and $B$ phase input signals that are used to detect whether the direction of the rotary table rotation is forward or reverse.

The direction of rotation is judged by whether the B phase pulse is at its leading or trailing edge when the A phase pulse is ON :

- When the $B$ phase is at the leading edge: Forward rotation (clockwise rotation)
- When the B phase is at the trailing edge: Reverse rotation (counterclockwise rotation)
(6) (D) +2 is the 0 point detection output signal that goes ON when item number 0 has arrived at the No. 0 station. When the device designated by (D) +2 goes ON while the ROTC instruction is being executed, © +0 is cleared. It is best to perform this clear operation first, then to begin shortest direction control with the ROTC instruction.
(7) The data from (D)+3 to (D)+7 consists of output signals needed to control the table's operation.

The output signal of one of the devices from (D) +3 to (D) +7 will go ON in response to the execution results of the ROTC instruction.
(8) If the command for the ROTC instruction is OFF, clears all (D) +3 to (D) +7 without performing shortest direction control.
(9) The ROTC instruction can be used only one time in all programs where it is executed. Attempts to use it more than one time will result in inaccurate operations.
(10) No processing is performed when the value of (S) +0 to (S) +2 , or the value of $n 2$ is greater than $n 1$.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | LCPU

## Program Example

(1) The following program deposits the item at section D2 on a 10-division rotary table at the station at section D1, and the two sections ahead and behind this determine the rotation direction and control speed of the motor when the table is being rotated at low speed.
[Ladder Mode]

[List Mode]


6.8.6 RAMP

RAMP \(\sqrt{2}\left|\begin{array}{|l|l|l|l|l|l|}Command <br>

\hline\end{array}\right|\)| RAMP | n 1 | n 2 | (D1) | n 3 |
| :--- | :--- | :--- | :--- | :--- |

n1 : Initial value (BIN 16 bits)
n2 : Final value (BIN 16 bits)
(D1) : (11) +0 : Present value (BIN 16 bits)
(D1) +1 : Number of executions (BIN 16 bits)
n3 : Number of shifts (BIN 16 bits)
(22) : (22) +0 : Completion device (bits)
(22) +1 : Bit for selecting data retaining at completion (bit)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | - |
| n2 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | - |
| (1) | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | - | - |
| n3 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | - |
| (12) | $\bigcirc$ | - |  |  |  |  |  | - | - |

## Function

(1) When the execution command is ON, the following processing is executed.

- Shifts from the value specified by n 1 to the value specified by n 2 in the number of times specified by n 3 .
- For n3, designate the number of scans (number of shifts) required for shift from n 1 to n 2 .

No operation if other than $0<n 3<32768$.

- The system uses (11)+1 to store the number of times the instruction has been executed.
- The value of one variation (one scan) is obtained by the expression below:

$$
\text { Value of one variation }(\text { one scan })=\frac{(\text { Value specified by } \mathrm{n} 2)-(\text { Value specified by } \mathrm{n} 1)}{(\text { Value specified by } \mathrm{n} 3)}
$$

Example 0 is varied to 350 in seven scans as shown below.


When the calculated one variation is indivisible, compensation is made to achieve the value specified in n 2 by the number of shifts specified in n3.
Hence, a linear ramp may not be made.
(2) If the scan is performed for the number of moves specified by n3, the complete device specified by (02) +0 is turned ON. The ON/OFF status of the completion device and the contents of (1) +0 are determined by the ON/OFF status of the device designated by (22)+1.

- When (12) +1 is OFF, +0 will go OFF at the next scan, and the RAMP instruction will begin a new move operation from the value currently at (2) +0 .
- When (12) +1 is ON, (12) +0 will remain ON , and the contents of (11) +0 will not change.
(3) When the command is turned OFF during the execution of this instruction, the contents of (01) +0 will not change following this
When the command goes ON again, the RAMP instruction will begin a new move from the present value at +0 .
(4) Do not change the specified values in $n 1$ and $n 2$ before the completion device specified in (12) +0 turns ON .

Since the same expression is used every scan to calculate the value stored in (1) +1 , changing $\mathrm{n} 1 / \mathrm{n} 2$ may cause a sudden variation.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The device specified by (01) or (12) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Caution

(1) When the digit specification of bit device is made to (1), the digit specification of bit device can only be used when the following condition is met.

- Specification of digits: K8


## Program Example

(1) The following program changes the contents of DO from 10 to 100 in a total of 6 scans, and saves the contents of DO when the move has been completed.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | $\times 0$ |  |  |  |  |
| 2 | SET | M1 | K100 | DO | K6 | MO |
| 8 |  |  |  | DO |  | NO |

[Timing Chart]
xo OFF


M0 OFF

M1


### 6.8.7 SPD


(S) : Pulse input (bits)
n : Measurement time (unit: ms) (BIN 16 bits)
(D) : Head number of the devices where the measurement result will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J: |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | (Only X) | - |  |  |  | - |  |  | - |
| n | $\triangle^{* 1}$ | $\triangle^{* 1}$ |  |  |  | $\bigcirc$ |  |  | - |
| (D) | - | $\triangle^{* 1}$ |  |  |  | - |  |  | - |

Local devices and the file registers set for individual programs cannot be used.

## Function

(1) The number of turning OFF $\rightarrow$ ON input of the device specified by © (s counted for just the amount of time specified by $n$, and the count results are stored in the device specified by (D).

(2) When measurement directed by the SPD instruction has been completed, measurement is done again from 0 . Turn OFF the execution command to stop the measurement directed by the SPD instruction.

## Point ${ }^{\circ}$

1. With the SPD instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) For this reason, the pulses that can be counted must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval |
| :--- | :---: |
| High Performance model QCPU, Process CPU, | 1 ms |
| Universal model QCPU, LCPU |  |

2. When the High Performance model QCPU or Process CPU is used:

The instruction is not processed when $n=0$.
3. The SPD instruction can be used as many as 6 times within all the programs being executed. The seventh and the subsequent SPD instructions are not processed.
4. While the measurement is in execution (while the command input is ON) by the SPD instruction, the setting value cannot be changed. Turn OFF the command input before changing the setting value.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | LCPU

## Program Example

(1) The following program measures the pulses input to X 0 for a period of 500 ms when X 10 goes ON , and stores the result at D0.
[Ladder Mode]
[List Mode]


: Frequency or the number of the device where frequency is stored (BIN 16 bits)
: Outputs count or the number of the device where the outputs count is stored (BIN 16 bits)
: Number of the device to which pulses are output (bits)

| Setting Data | Internal Devices |  | R, ZR | Jí: |  | U...\|G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | - |
| n2 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | - |
| (D) | $\triangle^{* 1}$ | - |  |  |  |  |  |  | - |

*1: Only output (Y) can be used.

## Function

(1) Outputs a pulse at a frequency designated by n 1 the number of times designated by n 2 , to the output module with the output signal (Y) designated by (D).
(2) Frequencies between 1 to 100 Hz can be designated by n 1 . If n 1 is other than 1 to 100 Hz , the PLSY instruction will not be executed.
(3) The number of outputs that can be designated by n 2 is between 0 to $65535\left(0000_{\mathrm{H}}\right.$ to $\left.\mathrm{FFFF}_{\mathrm{H}}\right)$. If n 2 is set to " 0 ", pulses are continuously output.
(4) Only an output number corresponding to the output module can be designated for pulse output at (D).
(5) Pulse output commences with the command leading edge of the PLSY instruction. Pulse output is suspended when the PLSY instruction command goes OFF.

## Point ${ }^{P}$

1. With the PLSY instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) For this reason, the pulses that can be output must have longer ON and OFF times than the interrupt interval of the CPU module. The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval |
| :--- | :---: |
| High Performance model QCPU, Process CPU, <br> Universal model QCPU, LCPU | 1 ms |

2. Do not change the argument for the PLSY instruction during pulse output directed by the PLSY instruction (while the execution command is ON). To change the argument, turn OFF the execution command.
3. The PLSY instruction can be used only once in all programs executed by the CPU module. The second and the subsequent PLSY instructions are not processed.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The device specified by (D) exceeds the range of the corresponding <br> device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program outputs a 10 Hz pulse 5 times to Y 20 when X 0 is ON .
[Ladder Mode]
[List Mode]


6.8.9 PWM

n 1 : ON time or the number of the device where the ON time is stored (BIN 16 bits)
n2 : Frequency or the number of the device where the frequency is stored (BIN 16 bits)
(D) : Number of the device to which pulses are output (bits)

| Setting Data | Internal Devices |  | R, ZR | गा? |  | U\|G | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | - |
| n2 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | - |
| (D) | $\triangle{ }^{* 1}$ | - |  |  |  |  |  |  | - |

## Function

(1) Outputs the pulse of the cycle set by $n 2$, for the amount of time ON designated by $n 1$, to the output module designated by (D).

(2) The setting ranges for n 1 and n 2 are shown below:

| CPU Module Type Name | Setting Range for n1 and n2 [ms] *2 |
| :--- | :---: |
| High Performance model QCPU, Process CPU, <br> Universal model QCPU, LCPU | 1 to $65535\left(0001_{\mathrm{H}}\right.$ to FFFF | )

*2: The value specified by n 1 should be less than the value specified by n 2 .

## Point ${ }^{8}$

1. With the PWM instruction, the argument device data is registered in the work area of the CPU module and counting operation is processed as a system interrupt. (The device data registered in the work area is cleared by turning the execution command OFF, or turning the STOP/RUN switch STOP $\rightarrow$ RUN.) The interrupt interval of individual modules is shown below:

| CPU Module Type Name | Interrupt Interval of n1, n2 |
| :--- | :---: |
| High Performance model QCPU, Process CPU, <br> Universal model QCPU, LCPU | 1 ms |

For this reason, the PWM instruction can be used only once within all the programs being executed by the CPU module.
2. The instruction is not processed in the following cases:

- When both n 1 and n 2 are 0
- When n1 $\geqq \mathrm{n} 2$
- When the PWM instruction is executed twice or more.

3. Do not change the argument for the PWM instruction during pulse output directed by the PWM instruction (while the execution command is ON). To change the argument, turn OFF the execution command.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | LCPU $\mid$

## Program Example

(1) The following program outputs a 100 ms pulse once each second to Y 20 when X 0 is ON .
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- | :--- |
| 0 | LD | K0 |  |  |  |
| 1 | PWM | K100 | K1000 | Y20 |  |
| 5 | END |  |  |  |  |
|  |  |  |  |  |  |

### 6.8.10 MTR


(S) : Head input device (bits)
(D1) : Head output device (bits)
(22) : Head number of the devices where matrix input data will be stored (bits)
$\mathrm{n} \quad$ : Number of input rows (BIN 16 bit)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U:IG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | (Only X) |  | - |  |  |  |  |  | - |
| (1) | (Only Y) |  | - |  |  |  |  |  | - |
| (12) | $\bigcirc$ |  | - |  |  |  |  |  | - |
| n | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  | - |

## Function

(1) It reads the input from 16 points $\times$ n-rows starting from the input number designated by © , then stores fetched input data from the device designated by (10) onward.
(2) One row (16 points) can be fetched in 1 scan.
(3) Fetching from the first to the $n$th row is repeated.
(4) The first through the 16th points store the first row of data and the next 16 points store the second row of data at the devices following the device designated by (D2).
For this reason, the space of $16 \times \mathrm{n}$ points from the device designated by ([2) are occupied by the MTR instruction.
(5) (11) is the output needed to select the row which will be fetched, and the system automatically turns it ON and OFF. It uses the n points from the device designated by (11).
(6) Only device numbers divisible by 16 can be designated for (5), (14) and (12).
(7) For n , a value in the range from 2 to 8 can be assigned.
(8) No processing is performed in the following cases.

- The device number designated by (S), (101), or ([2) is not divisible by 16.
- The device designated by (S) is outside the actual input range.
- The device designated by (10) is outside the actual output range.
- The space $16 \times \mathrm{n}$ points following the device designated by (2) exceeds the relevant device range.
- The value for n is not between 2 and 8 .


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

$\left.$| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | $\mathbf{\text { LCPU }} \right\rvert\,$

## Program Example

(1) The following program fetches, when XO is turned ON , the 16 points $\times 3$ matrix starting from X 10 , and stores the matrix into the area starting from MO.

[Operation]


## Caution

(1) Note that the MTR instruction directly operates on actual input and output.

The output (©1) that had been turned ON by the MTR instruction does not turn OFF when the MTR command turns OFF. Turn OFF the specified output (1) in the sequence program.
(2) The MTR instruction execution interval must be longer than the total of response time of input and output modules. If the set interval is shorter than the value indicated above, an input cannot be read correctly. If the scan time in a sequence program is short, select the constant scan and set the scan time longer than the total of response time.

## CHAPTER 7 application instructions

### 7.1 Logical operation instructions

(1) The logical operation instructions perform logical sum, logical product or other logical operations in 1-bit units.

| Category | Processing Details | Formula for Operation | Example |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | A | B | Y |
| Logical product (AND) | Becomes 1 only when both input $A$ and input $B$ are 1 ; otherwise, is 0 | $\mathrm{Y}=\mathrm{A} \cdot \mathrm{B}$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |
| Logical sum <br> (OR) | Becomes 0 only when both input $A$ and input $B$ are 0 ; otherwise, is 1 | $Y=A+B$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 1 |
| Exclusive OR <br> (XOR) | Becomes 0 if input $A$ and input $B$ are equal; otherwise, is 1 | $\mathrm{Y}=\overline{\mathrm{A}} \cdot \mathrm{B}+\mathrm{A} \cdot \overline{\mathrm{B}}$ | 0 | 0 | 0 |
|  |  |  | 0 | 1 | 1 |
|  |  |  | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 0 |
| NON exclusive logical sum (XNR) | Becomes 1 if input $A$ and input $B$ are equal; otherwise, is 0 | $Y=(\bar{A}+B)(A+\bar{B})$ | 0 | 0 | 1 |
|  |  |  | 0 | 1 | 0 |
|  |  |  | 1 | 0 | 0 |
|  |  |  | 1 | 1 | 1 |

### 7.1.1

WAND, WANDP, DAND, DANDP
Basic High
pefrormance Process Redundant

Universal
LCPUWhen two data are set $($ (D) $\wedge$ (S) $\rightarrow$ (D), (D +1 , (D) $\wedge($ (S $+1,(\mathrm{~S}) \rightarrow(\mathrm{D}+1$, (D) $)$

(S) : Data for a logical product operation or the head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the logical product operation result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WAND

(1) A logical product operation is conducted for each bit of the 16-bit data of the device designated at (D) and the 16-bit data of the device designated at (S), and the results are stored in the device designated at (D).
(D)


(D)

(2) When bit devices are designated, the bit devices after the points designated as digits are regarded as " 0 " in the operation. (See Program Example (2))

## DAND

(1) Conducts a logical product operation on each bit of the 32-bit data for the device designated by (51) and the 32-bit data for the device designated by (S2), and stores the results at the device designated by (D).
(D) +1
(D)
(D)

(D) +1
(D)

(2) When bit devices are designated, the bit devices below the points designated as digits are regarded as " 0 " in the operation. (See Program Example (2))

## Operation Error

(1) There is no operation error in the WAND $(P)$ or DAND $(P)$ instruction.

## Program Example

(1) The following program masks the digit in the 10 s place of the 4 -digit BCD value at D 10 (second digit from the end) to 0 when XA is turned ON .
[Ladder Mode]

[List Mode]

| Step |  | Instruction | Device |
| :---: | :--- | :--- | :--- |
| 0 | LD | X0A |  |
| 1 | WAND | HOFFOF | D10 |
| 4 | END |  |  |
|  |  |  |  |

[Operation]


(2) The following program performs a logical product operation on the data at D99 and D100, and the 24-bit data between X30 and X47 when X8 is ON, and stores the results at D99 and D100.
[Ladder Mode]
[List Mode]

[Operation]
When three data are set $($ (51) $\wedge$ (52) $\rightarrow$ (D), ((51) +1 , (51) $) \wedge($ (S2 $)+1$, (32) $) \rightarrow($ (D) +1, (D) $)$

(S1),(52) : Data for a logical product operation or the head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the logical product operation result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J1] |  | UIG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (2) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

Function

## WAND

(1) A logical product operation is conducted for each bit of the 16-bit data of the device designated at (51) and the 16-bit data of the device designated at (22), and the results are stored in the device designated at (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation. (See Program Examples (1) and (2))

## DAND

(1) Conducts a logical product operation on each bit of the 32-bit data for the device designated by (51) and the 32-bit data for the device designated by (52), and stores the results at the device designated by (D).
(5)

(52) $\overbrace{\text { b31---------------b16b15---------------b0 } 0}$

(D) +1
(D)
(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation. (See Program Example (3))

## Operation Error

(1) There is no operation error in the WAND $(P)$ or DAND $(P)$ instruction.

## Program Example

(1) The following program performs a logical product operation on the data from X 10 to X 1 B and the data at D33 when XA is ON, and stores the results at D40.
[Ladder Mode]

## [List Mode]



## [Operation]


D33

D40

| (1): 0 | $\begin{array}{l:l:l:l}1 & 0 & 0 & 1\end{array}$ | $\begin{array}{l:l:l:l}0 & 0 & 1 & 1\end{array}$ | 0 0 0: 0 |
| :---: | :---: | :---: | :---: |

(2) The following program performs a logical product operation on the data at D10 and at D20 when X1C is ON, and stores the results from M0 to M11.
[Ladder Mode] [List Mode]

[Operation]


Not changed
(3) The following program masks the digit in the hundred-thousands place of the 8 -digit BCD value at D10 and D11 (sixth digit from the end) to 0 when XA is ON, and outputs the results to from Y10 to Y2B.
[Ladder Mode]
[List Mode]

[Operation]


### 7.1.2

BKAND, BKANDP

| BKAND $\quad \sqrt{L}$ |  | BKAND | (51) | (2) | (D) | n |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BKANDP |  | BKANDP | (51) | (2) | (D) | n |

(S1)*1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
(s2) *1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
(D)*1: Head number of the devices where the operation result will be stored (BIN 16 bits)
n : Number of operation data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jा |  | UIG! | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) ${ }^{1}$ | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (32) ${ }^{*}$ | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) ${ }^{1}$ | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*1: The same device number can be specified for (S1) and (D) or (22) and (D).

## Function

(1) Performs a logical product operation on the data located in the n points from the device designated by (51), and the data located in the n points from the device designated by (52), and stores the results into the area starting from the device designated by (D).


(2) The constant designated by (52) can be between -32768 and 32767 (BIN 16-bit data).

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
| (S1) $+(\mathrm{n}-1)$ ( $1 \times 111100001111110000$ |  |



## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in n exceed those of the corresponding device specified in (51), (2), or (D). <br> The ranges of devices starting from the one specified in (51) and (D) overlap by $n$ points (except when the same device is specified in (51) and (D). <br> The ranges of devices starting from the one specified in (32) and (D) overlap by n points (except when the same device is specified in (82) and (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs a logical product operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.
[Ladder Mode]
[List Mode]


## [Operation]




b15---------b8b7--------- b0
 $\qquad$



### 7.1.3

WOR, WORP, DOR, DORP
Basic
High
pefformance
Process
Redundant
Universal
LCPU

1 When two data are set $($ (D) $\vee$ (S) $\rightarrow(\mathrm{D},(\mathrm{D}+1$, (D) $\vee(\mathrm{S}+1$, (S) $) \rightarrow(\mathrm{D}+1$, (D) $)$

(S) : Data for a logical sum operation or head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the logical sum operation result will be stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WOR

(1) Conducts a logical sum operation on each bit of the 16-bit data of the device designated by (D) and the 16-bit data of the device designated by (S), and stores the results at the device designated by (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as "0" in the operation.

## DOR

(1) Conducts a logical sum operation on each bit of the 32-bit data of the device designated by (D) and the 32-bit data of the device designated by (S), and stores the results at the device designated by (D).
(D) +1
(D)

(S) $+1 \quad$ OR
(S)

(D) +1
(D)

(D) | b31-- |  |  |  |
| :--- | :--- | :--- | :--- |
| 1 | 1 | 1 | 1 |

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## Operation Error

(1) There is no operation error in the $\operatorname{WOR}(P)$ or $\operatorname{DOR}(P)$ instruction.

## Program Example

(1) The following program performs a logical sum operation on the data at D10 and D20 when XA is turned ON, and stores the results at D10.
[Ladder Mode]

## [List Mode]



| Instruction |  |
| :--- | :---: |
| Do <br> Worp <br> KND | XoA |
| D20 | D10 |

[Operation]

(2) The following program performs a logical sum operation on the 32-bit data from X 0 to X 1 F , and on the hexadecimal value FF00FF $00_{\mathrm{H}}$ when XB is turned ON , and stores the results at D66 and D67.
[Ladder Mode]
[List Mode]

[Operation]

(D) +1
OR
(D)


$$
\text { (D) }+1
$$

(D)


## WOR, WORP, DOR, DORP

When three data are set $($ (S1) $\vee$ (S2) $\rightarrow$ (D), ((S1) +1 , (31) $) \vee($ (S2 $)+1$, (32) $) \rightarrow($ (D) +1, (D) $))$WOR, DOR
(S1),(S2) : Data for a logical sum operation or head number of the devices where the data is stored (BIN 16/32 bits)
(D) : Head number of the devices where the logical sum operation result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | ग। |  | UIG! | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (22) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WOR

(1) Conducts a logical sum operation on each bit of the 16-bit data of the device designated by (31) and the 16-bit data of the device designated by (22), and stores the results at the device designated by (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation. (See Program Example (1))

## DOR

(1) Conducts a logical sum operation on each bit of the 32-bit data of the device designated by (51) and the 32 -bit data of the device designated by (32), and stores the results at the device designated by (D).
(S1) +1
(51)
(S1)

(S2) +1
(52)

(S2)

(D) +1
(D)

(2) When bit devices are designated, the bit devices below the points designated as digits are regarded as " 0 " in the operation. (See Program Example (2))

## Operation Error

(1) There is no operation error in the $\operatorname{WOR}(\mathrm{P})$ or $\operatorname{DOR}(\mathrm{P})$ instruction.

## Program Example

(1) The following program performs a logical sum operation on the data from X 10 to X 1 B , and the data at D33, and stores the result at Y 30 to Y 3 B when XA is ON .
[Ladder Mode] [List Mode]


| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
|  | LD | XOA |  |  |
| 1 | WORP | K3X10 | D33 | K3Y30 |
| 5 | END |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |

[Operation]


Regarded as 0s.
OR

(2) The following program performs a logical sum operation on the 32-bit data at D0 and D1, and the 24-bit data from X20 to X 37 , and stores the results at D23 and D24 when M8 is ON.

## [Ladder Mode]

[List Mode]

[Operation]



$$
\text { (D) }+1
$$

(D)


### 7.1.4

BKOR, BKORP
Basic
High
Process
Redundant
Universal
LCPU

(51)*1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
(32)*1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
(D)*1: Head number of the devices where the operation result will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Number of operation data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J1: |  | UWIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) ${ }^{* 1}$ | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (32) ${ }^{1}$ | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D)* ${ }^{\text {a }}$ | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*1: $\quad$ The same device number can be specified for (S1) and (D) or (22) and (D).

## Function

(1) Performs a logical sum operation on the data located in the $n$ points from the device designated by (51), and the data located in the n points from the device designated by $\S_{2}$, and stores the results into the area starting from the device designated by ( .






(2) The constant designated by (52) can be between - 32768 and 32767 (BIN 16-bit data).



## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in n exceed those of the corresponding device specified in (51), (32), or (D). <br> The ranges of devices starting from the one specified in (s1) and (D) overlap by $n$ points (except when the same device is specified in (S1) and (D). <br> The ranges of devices starting from the one specified in (32) and (D) overlap by $n$ points (except when the same device is specified in (52) and (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs a logical sum operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.

## [Ladder Mode]

[List Mode]


## [Operation]

b15----------b8b7-------- - b0

| D100 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |

 D102 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



R2 O00000 1ilitil $000001 / 1111$
b15---------b8 b7--------- b0 D200 000111 10:1.0110110 1
 D202 1:1000 111/1:10001111:1111


### 7.1.5

WXOR, WXORP, DXOR, DXORP
Basic
Hith
Process
Redundant
Universal
LCPUWhen two data are set $\quad(\mathrm{D}) \forall(\mathrm{S}) \rightarrow(\mathrm{D},(\mathrm{D}+1$, (D) $\forall(\mathrm{S})+1$, (S) $\rightarrow(\mathrm{D}+1$, (D) $)$

(S) : Data for an exclusive OR operation or head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the exclusive OR operation result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UWIG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WXOR

(1) Conducts an exclusive OR operation on each bit of the 16-bit data of the device designated by (D) and the 16-bit data of the device designated by (S), and stores the results at the device designated by (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## DXOR

(1) Conducts an exclusive OR operation on each bit of the 32-bit data of the device designated by (D) and the 32-bit data of the device designated by (S), and stores the results at the device designated by (D).
(D) +1
(D)
(D)

(S) +1
(S)
(S)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## Operation Error

(1) There is no operation error in the $W X O R(P)$ or $\operatorname{DXOR}(P)$ instruction.

## Program Example

(1) The following program performs an exclusive OR operation on the data at D10 and D20 when XA is ON, and stores the result at D10.
[Ladder Mode]

## [List Mode]



| Instruction |  |
| :--- | :---: |
| Device |  |
| WXORP XOAA  <br> END D20 D10 <br>    |  |

[Operation]

| D10 | 0 1 0 1 | 0 1 0 1 | 0 1 0 1 | 0 1 0 1 |
| :---: | :---: | :---: | :---: | :---: |
|  | XOR |  |  |  |
|  |  |  |  |  |
| D20 | 0 0 1 1 | $\begin{array}{l:l:l:l}1 & 0 & 0\end{array}$ | 0 0 1 1 | 1 0 0 1 |
|  |  |  |  |  |
|  |  |  |  |  |
| D10 | 0 1 1 0 | $\begin{array}{l:l:l:l}1 & 1 & 0\end{array}$ | 0 1 1 0 | 1 1 0 0 |

(2) The following program compares the bit pattern of the 32-bit data from X 20 to X 3 F with the bit pattern of the data at D9 and D10 when X6 is ON, and stores the number of differing bits at D16.

## [Ladder Mode]

[List Mode]

[Operation]
(S) +1
(S)
X3F- X3C X3B-X38 X37-X34 X33-X30 X2F-X2CX2B- X28 X27-X24 X23-X20

(D) +1
(D)

D10,D9 $1,0,1,11,0,0,11,1,0,0,0,0,11,0$
(D) +1
(D)



$$
\text { D16 } 17
$$

## Remark

See Page 356, Section 7.5.2 for more information on the DSUMP instruction.

When three data are set
(S1) $\forall$ (S2) $\rightarrow$ (D) (S1) +1 ,
, (S1) $\forall($ (S2) +1 , (S2) $) \rightarrow($ (D) +1, (D) $))$

(51),(22): Data for an exclusive OR operation or head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the exclusive OR operation result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J..1.. |  | U'IG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (52) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WXOR

(1) Conducts an exclusive OR operation on each bit of the 16-bit data of the device designated by (S1) and the 16-bit data of the device designated by (s2), and stores the results at the device designated by (D).
(S1)

(S2)

(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation. (See Program Example (1))

## DXOR

(1) Conducts an exclusive OR operation on each bit of the 32-bit data of the device designated by (51) and the 32-bit data of the device designated by (S2), and stores the results at the device designated by (D).

(32) +1
(52)

(D) +1
(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## Operation Error

(1) There is no operation error in the $\mathrm{WXOR}(\mathrm{P})$ or $\operatorname{DXOR}(\mathrm{P})$ instruction.

## Program Example

(1) The following program conducts an exclusive OR operation on the data from X10 to X1B and the data at D33 when X10 is ON , and outputs the result to Y 30 to Y 3 B .
[Ladder Mode]
[List Mode]

[Operation]

Regarded as 0s.


(2) The following program conducts an exclusive OR operation on the data at D20 and D21, and the data at D30 and D31 when X10 is turned ON, and stores the results at D40 and D41.

## [Ladder Mode]

[List Mode]


| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD |  |  |  |

[Operation]


(D) +1
(D)


### 7.1.6 BKXOR, BKXORP


(51)*1: Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
(82) 1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
(D)*1 : Head number of the devices where the operation result will be stored (BIN 16 bits)
n : Number of operation data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) ${ }^{*}$ | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (S2) ${ }^{1}$ | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) ${ }^{1}$ | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*1: $\quad$ The same device number can be specified for (51) and (D) or (22) and (D).

## Function

(1) Performs an exclusive OR operation on the data located in the $n$ points from the device designated by (91), and the data located in the n points from the device designated by ©2), and stores the results into the area starting from the device designated by ( ${ }^{\text {D }}$.


(2) The constant designated by (52) can be between -32768 and 32767 (BIN 16-bit data).


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in n exceed those of the corresponding device specified in (31), (32), or (D). <br> The ranges of devices starting from the one specified in (51) and (D) overlap by n points (except when the same device is specified in (51) and (D). <br> The ranges of devices starting from the one specified in (82) and (D) overlap by n points (except when the same device is specified in (82) and (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs an exclusive OR operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.
[Ladder Mode] [List Mode]


## WXNR, WXNRP, DXNR, DXNRP

[Operation]



D202 $0110110: 0,00000011011$

### 7.1.7

WXNR, WXNRP, DXNR, DXNRP


High
pefforma ProcessWhen two data are set $\overline{(\mathrm{D}) \forall(\mathrm{S})} \rightarrow(\mathrm{D}, \overline{(\mathrm{D}+1, \mathrm{D}) \forall(\mathrm{S}+1, \mathrm{~S})} \rightarrow(\mathrm{D}+1$, (D) $)$


## Function

## WXNR

(1) Conducts an exclusive NOR operation on the 16-bit data of the device designated by © and the 16-bit data of the device designated by © , and stores the results at the device designated by © .
(D)

(S)

(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## DXNR

(1) Conducts an exclusive NOR operation on the 32-bit data of the device designated by (D) and the 32-bit data of the device designated by © , and stores the results at the device designated by (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## Operation Error

(1) There is no operation error in the $W X N R(P)$ or $\operatorname{DXNR}(P)$ instruction.

## Program Example

(1) The following program compares the bit patterns of the 16-bit data located from X 30 to X 3 F with the bit patterns of the 16-bit data at D99 when XC is ON, and stores the number of identical bit patterns at D7.
[Ladder Mode] [List Mode]

[Operation]


D7

(2) The following program compares the bit patterns of the 32-bit data located from X 20 to X 3 F with the bit patterns of the data at D16 and D17 when X6 is ON, and stores the number of identical bit patterns at D18.
[Ladder Mode]
[List Mode]



| Instruction |  | Device |
| :--- | :--- | :--- |
| LD | X6 |  |
| DXNRP | K8x20 | D16 |
| DSUMP | D16 | D18 |
| END |  |  |
|  |  |  |
|  |  |  |

## WXNR, WXNRP, DXNR, DXNRP

[Operation]
(S) +1
(S)

(D) +1
(D)

(D) +1
(D)


$$
\text { D18 } 15
$$

## Remark

See Page 356, Section 7.5 .2 for more information on the SUMP/DSUMP instructions.


(31),(32) : Data for an exclusive NOR operation or head number of the devices where the data is stored (BIN $16 / 32$ bits)
(D) : Head number of the devices where the exclusive NOR operation result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (52) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## WXNR

(1) Conducts an exclusive NOR operation on the 16-bit data of the device designated by (S1) and the 16-bit data of the device designated by (32), and stores the results at the device designated by (D).

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## DXNR

(1) Conducts an exclusive NOR operation on the 32-bit data of the device designated by (51) and the 32-bit data of the device designated by (®2), and stores the results at the device designated by (D).
(51) +1
(S1)


(D) +1
(D)

(2) For bit devices, the bit devices after the points designated by digit specification are regarded as " 0 " in the operation.

## Operation Error

(1) There is no operation error in the WXNR(P) or $\operatorname{DXNR}(\mathrm{P})$ instruction.

## Program Example

(1) The following program performs an exclusive NOR operation on the 16-bit data from X30 to X3F and the data at D99 when X0 is turned ON, and stores the results to D7.

## [Ladder Mode]

[List Mode]

[Operation]



(2) The following program performs an exclusive NOR operation on the 32-bit data at D20 and D21 and the data at D10 and D11 when X10 is turned ON, and stores the result to D40 and D41.
[Ladder Mode]
[List Mode]

[Operation]
(S) +1
(S)

(S) +1
(S)

(D) +1
(D)


### 7.1.8

## BKXNR, BKXNRP

Basic
High
Process
Redundant
Universal
LCPU

(51)*1 : Head number of the devices where data on which a logical operation will be conducted is stored (BIN 16 bits)
(22)*1 : Data for a logical operation or head number of the devices where the data for the logical operation is stored (BIN 16 bits)
(D) 1 : Head number of the devices where the operation result will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Number of operation data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) *1 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (52) *1 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) *1 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

The same device number can be specified for (51) and (ㅁ) or (2) and (ㅁ).

## Function

(1) Performs an exclusive NOR operation on the data located in the $n$ points from the device designated by (51), and the data located in the n points from the device designated by (s2), and stores the results into the area starting from the device designated by (D).


|  |  |
| :---: | :---: |
| (D) +1 | 00000000000111111111111 |
| (D) +2 | 01100101100110110:101 |
|  | ) |
| $+(\mathrm{n}-2)$ | 0000000011111.00000 |
| ( $+(n-1)$ | 1011010100010010110 |

(2) The constant designated by (52) can be between -32768 and 32767 (BIN 16-bit data).


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in n exceed those of the corresponding device specified in (51), (32), or (D). <br> The ranges of devices starting from the one specified in (51) and (D) overlap by n points (except when the same device is specified in (51) and (D). <br> The ranges of devices starting from the one specified in (32) and (D) overlap by n points (except when the same device is specified in (s2) and (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs an exclusive NOR operation on the data stored at D100 to D102 and the data stored at R0 to R2 when X20 is turned ON, and stores the operation result into the area starting from D200.

## [Ladder Mode]

## [List Mode]



| Instruction | Device |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | X20 |  |  |  |
| LD | D100 | R0 | D200 | D0 |
| BNNRP |  |  |  |  |
| END |  |  |  |  |

## [Operation]



D201 1,011:0 1,011:0110, 1:001:01 $\qquad$


### 7.2 Rotation instruction

7.2.1 ROR, RORP, RCR, RCRP


(D) : Head number of the devices to rotate (BIN 16 bits)
$\mathrm{n} \quad$ : Number of rotations (0 to 15) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U...IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## Function

## ROR

(1) Rotates 16 -bit data of the device designated by (D), not including the carry flag, $n$-bits to the right.

The carry flag is ON or OFF depending on the status prior to the execution of the ROR instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is carried out is the remainder of $n /($ specified number of bits).
For example, when $\mathrm{n}=15$ and (specified number of bits) $=12$ bits, the remainder of $15 / 12=1$ is " 3 ", and the data is rotated 3 bits.
(3) Specify any of 0 to 15 as $n$.

If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for rotation.
For example, when $n=18$, the contents are rotated two bits to the right since the remainder of $18 / 16=1$ is " 2 ".

## RCR

(1) Rotates 16-bit data of the device designated by (D), including the carry flag, $n$-bits to the right.

The carry flag is ON or OFF depending on the status prior to the execution of the ROR instruction.

(2) When a bit device is designated for ( $\mathbb{D}$, a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $\mathrm{n} /($ specified number of bits).
For example, when $\mathrm{n}=15$ and (specified number of bits) $=12$ bits, the remainder of $15 / 12=1$ is " 3 ", and the data is rotated 3 bits.
(3) Specify any of 0 to 15 as $n$.

If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for rotation.
For example, when $n=18$, the contents are rotated two bits to the right since the remainder of $18 / 16=1$ is " 2 ".

## Operation Error

(1) There is no operation error in the $\operatorname{ROR}(\mathrm{P})$ or $\operatorname{RCR}(\mathrm{P})$ instruction.

## Program Example

(1) The following program rotates the contents of DO, not including the carry flag, 3 bits to the right when XC is turned ON . [Ladder Mode]
[List Mode]

[Operation]

(2) The following program rotates the contents of DO, including the carry flag, 3 bits to the right when XC is turned ON.
[Ladder Mode] [List Mode]


## [Operation]


7.2.2 ROL, ROLP, RCL, RCLP

Basic
High
peitormance
Process
Redundant
Universa
LCPU


## Function

## ROL

(1) Rotates the 16-bit data of the device designated at (D), not including the carry flag, n-bits to the left.

The carry flag turns ON or OFF depending on its status prior to the execution of ROL instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $n /($ specified number of bits).
For example, when $n=15$ and (specified number of bits) $=12$ bits, the remainder of $15 / 12=1$ is " 3 ", and the data is rotated 3 bits.
(3) Specify any of 0 to 15 as $n$.

If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for rotation.
For example, when $n=18$, the data is rotated 2 bits to the left since the remainder of $18 / 16=1$ is " 2 ".

## RCL

(1) Rotates the 16-bit data of the device designated by (®), including the carry flag, n-bits to the left.

The carry flag turns ON or OFF depending on its status prior to the execution of RCL instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $n /($ specified number of bits).
For example, when $\mathrm{n}=15$ and (specified number of bits) $=12$ bits, the remainder of $15 / 12=1$ is " 3 ", and the data is rotated 3 bits.
(3) Specify any of 0 to 15 as $n$.

If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for rotation.
For example, when $n=18$, the data is rotated 2 bits to the left since the remainder of $18 / 16=1$ is " 2 ".

## Operation Error

(1) There is no operation error in the $\mathrm{ROL}(\mathrm{P})$ or $\mathrm{RCL}(\mathrm{P})$ instruction.

## Program Example

(1) The following program rotates the contents of DO, not including the carry flag, 3 bits to the left when XC is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program rotates the contents of DO, including the carry flag, 3 bits to the left when XC is turned ON.
[Ladder Mode]

[List Mode]

[Operation]
Carry flag (SM700)


Content of b13 before execution


* ON/OFF status of the carry flag depends on its status before the execution of RCL.


### 7.2.3

DROR, DRORP, DRCR, DRCRP
(D) : Head number of the devices to rotate (BIN 32 bits)
n : Number of rotations (0 to 31) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J1. |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## Function

## DROR

(1) The 32-bit data of the device designated at (D), not including the carry flag, is rotated $n$-bits to the right.

The carry flag turns ON or OFF depending on its status prior to the execution of the DROR instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $n /($ specified number of bits).
For example, when $n=31$ and (specified number of bits) $=24$ bits, the remainder of $31 / 24=1$ is " 7 ", and the data is rotated 7 bits.
(3) Specify any of 0 to 31 as $n$.

If the value specified as $n$ is 32 or greater, the remainder of $n / 32$ is used for rotation.
For example, when $n=34$, the contents are rotated two bits to the right since the remainder of 34 / $32=1$ is " 2 ".

## DRCR

(1) Rotates 32-bit data, including carry flag, at device designated by © n bits to the right.

The carry flag goes ON or OFF depending on its status prior to the execution of the DRCR instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $n /($ specified number of bits).
For example, when $\mathrm{n}=31$ and (specified number of bits) $=24$ bits, the remainder of $31 / 24=1$ is " 7 ", and the data is rotated 7 bits.
(3) Specify any of 0 to 31 as $n$. If the value specified as $n$ is 32 or greater, the remainder of $n / 32$ is used for rotation. For example, when $n=34$, the contents are rotated two bits to the right since the remainder of $34 / 32=1$ is " 2 ".

## Operation Error

(1) There is no operation error in the $\operatorname{DROR}(\mathrm{P})$ or $\operatorname{DRCR}(\mathrm{P})$ instruction.

## Program Example

(1) The following program rotates the contents of D0 and D1, not including the carry flag, 4 bits to the right when XC is ON.
[Ladder Mode]

## [List Mode]


[Operation]

| b31--b28b27--b24 b23--b20b19--b16b15--b12 b14-b8 b7--b4 b3--b0 | Carry flag (SM700) |
| :---: | :---: |
|  | 0 |
| $b 31--b 28 b 27--b 24 b 23--b 20 b 19--b 16 b 15--b 12 b 11--b 8 b 7--b 4 b 3--b 0$ | Carry flag (SM700) |
|  | 1 |
| Contents of b3 to b0 Contents of b31 to b4 <br> before execution <br> before execution  | Content of b3 before execution |

(2) The following program rotates the contents of D0 and D1, including the carry flag, 4 bits to the right when XC is ON. [Ladder Mode]
[List Mode]


## [Operation]


7.2.4

DROL, DROLP, DRCL, DRCLP


## Function

## DROL

(1) The 32-bit data of the device designated at (D), not including the carry flag, is rotated $n$-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of the DROL instruction.

(2) When a bit device is designated for (D), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $\mathrm{n} /($ specified number of bits).
For example, when $n=31$ and (specified number of bits) $=24$ bits, the remainder of $31 / 24=1$ is " 7 ", and the data is rotated 7 bits.
(3) Specify any of 0 to 31 as $n$. If the value specified as $n$ is 32 or greater, the remainder of $n / 32$ is used for rotation. For example, when $n=34$, the data is rotated 2 bits to the left since the remainder of $34 / 32=1$ is " 2 ".

## DRCL

(1) Rotates 32-bit data of the device designated by (D), including the carry flag, $n$-bits to the left. The carry flag turns ON or OFF depending on its status prior to the execution of the DRCL instruction.

(2) When a bit device is designated for (®), a rotation is performed within the device range specified by digit specification. The number of bits by which a rotation is executed is the remainder of $n /(s p e c i f i e d ~ n u m b e r ~ o f ~ b i t s) . ~$.
For example, when $\mathrm{n}=31$ and (specified number of bits) $=24$ bits, the remainder of $31 / 24=1$ is " 7 ", and the data is rotated 7 bits.
(3) Specify any of 0 to 31 as $n$. If the value specified as $n$ is 32 or greater, the remainder of $n / 32$ is used for rotation. For example, when $n=34$, the data is rotated 2 bits to the left since the remainder of $34 / 32=1$ is " 2 ".

## Operation Error

(1) There is no operation error in the $\operatorname{DROL}(\mathrm{P})$ or $\operatorname{DRCL}(\mathrm{P})$ instruction.

## Program Example

(1) The following program rotates the contents of D 0 and D 1 , not including the carry flag, 4 bits to the left when XC is ON .
[Ladder Mode]

[Operation]

b31--b28b27--b24b23--b20b19--b16b15--b12b11--b8 b7--b4 b3--b0

Carry flag
(SM700)
b31--b28b27--b24b23--b20b19--b16b15--b12b11--b8 b7--b4 b3 --b0

Content of b28 before execution
(2) The following program rotates the contents of D0 and D1, including the carry flag, 4 bits to the left when XC is ON.
[Ladder Mode]
[List Mode]

[Operation]


### 7.3 Shift instruction

### 7.3.1

SFR, SFRP, SFL, SFLP


## Function

## SFR

(1) Causes a shift to the right by n bits of the 16 -bit data from the device designated at (D). The n bits from the upper bit are filled with 0 s .

(2) When a bit device is designated for (D), a right shift is executed within the device range specified by digit specification.


> Filled with 0s.

The number of bits by which a shift is executed is the remainder of $\mathrm{n} /($ specified number of bits).
For example, when $\mathrm{n}=15$ and (specified number of bits) $=8$ bits, the remainder of $15 / 8=1$ is " 7 ", and the data is shifted 7 bits.
(3) Specify any of 0 to 15 as $n$. If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for a shift to the right.
For example, when $n=18$, the data is shifted 2 bits to the right since the remainder of $18 / 16=1$ is 2 .

## SFL

(1) Shifts 16-bit data at device designated by (D) $n$ bits to the left.

Bits starting from the lowest bit to $n$ bit are filled with 0 s .

(2) When a bit device is designated for (D), a left shift is executed within the device range specified by digit specification.


The number of bits by which a shift is executed is the remainder of $n /($ specified number of bits). For example, when $n=$ 15 and (specified number of bits) $=8$ bits, the remainder of $15 / 8=1$ is " 7 ", and the data is shifted 7 bits.
(3) Specify any of 0 to 15 as $n$. If the value specified as $n$ is 16 or greater, the remainder of $n / 16$ is used for a shift to the left. For example, when $n=18$, the data is shifted 2 bits to the left since the remainder of $18 / 16=1$ is " 2 ".

## Operation Error

(1) There is no operation error in the $\operatorname{SFR}(\mathrm{P})$ or $\operatorname{SFL}(\mathrm{P})$ instruction.

## Program Example

(1) The following program shifts the data of D0 to the right by the number of bits designated by D100 when X 20 is turned ON.
[Ladder Mode]

## [List Mode]


[Operation]


> Filled with 0s.
(2) The following program shifts the contents of X 10 to X 173 bits to the left when X 1 C is ON .
[Ladder Mode]

[List Mode]

[Operation]

7.3.2 BSFR, BSFRP, BSFL, BSFLP
indicates an instruction symbol of BSFR/BSFL.

(D) : Head number of the devices to be shifted (bits)
n : Number of devices to which shift is executed (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ | - |  |  |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | - |

## Function

## BSFR

(1) Shifts the data in $n$ points from the device designated by (D) to the right by one bit.

(2) The device designated by (D) $+(n-1)$ is filled with 0 .

## BSFL

(1) Shifts the data in $n$ points from the device designated by (D) to the left by one bit.

(2) The device designated by (D) is filled with 0 .

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in $n$ exceed those of the corresponding device <br> specified in (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program shifts the data at M668 to M676 to the right when X8F is turned ON .
[Ladder Mode]

## [List Mode]


[Operation]

(2) The following program shifts the data at Y 60 to Y 6 F to the left when X 4 is turned ON .
[Ladder Mode] [List Mode]

[Operation]


### 7.3.3 SFTBR, SFTBRP, SFTBL, SFTBLP



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

*1 : T, C, ST, and S devices are not available.


## Function

## SFTBR(P)

(1) This instruction shifts the n 1 bits data in the devices starting from the device specified by (D) to the right by n 2 bits.
$\mathrm{n} 1=10, \mathrm{n} 2=4$


Filled with 0s
(2) n 1 and n 2 are specified under the condition that n 1 is larger than n 2 . If the value of n 2 is equal to or larger than the value of $n 1$, the remainder of $n 2 / n 1$ ( $n 2$ devided by $n 1$ ) is used for a shift.
(3) This instruction specifies n 1 ranged from 1 to 64 .
(4) Bits starting from the highest bit to $n 2$ th bit are filled with 0 s. If the value of $n 2$ is larger than the value of $n 1$, the remainder of $\mathrm{n} 2 / \mathrm{n} 1$ will be 0 .
(5) If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.

## SFTBL(P)

(1) This instruction shifts the $n 1$ bits data in the devices starting from the device specified by (D) to the left by $n 2$ bits. $\mathrm{n} 1=10, \mathrm{n} 2=4$


Carry flag
(SM700)
1 .

| $(\mathrm{D})+9$ | (D) +8 | (D) +7 | (D) +6 | (D) +5 | (D) +4 | (D) +3 | (D) +2 | (D) +1 | (D) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |

## SFTBR, SFTBRP, SFTBL, SFTBLP

(2) n 1 and n 2 are specified under the condition that n 1 is larger than n 2 . If the value of n 2 is equal to or larger than the value of $n 1$, the remainder of $n 2 / n 1$ ( $n 2$ devided by $n 1$ ) is used for a shift.
However, if the remainder of $\mathrm{n} 2 / \mathrm{n} 1$ is 0 , the instruction will be not processed.
(3) This instruction specifies n 1 ranged from 1 to 64.
(4) Bits starting from the lowest bit to $n 2$ th bit are filled with 0 s . If the value of n 2 is larger than the value of n 1 , the remainder of $\mathrm{n} 2 / \mathrm{n} 1$ will be 0 .
(5) If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in n 1 is other than 0 to 64 . The value in n 2 is negative. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points specified in n 1 exceed those of the device specified in (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program shifts the data of Y10 to Y17 (8 bits) specified by (D) to the right by 2 bits ( n 2 ), when M0 is turned on.
[Ladder Mode]
[SFTBR Y10 K8

## [List Mode]

| Step | Instruction |  | Device |  |  |
| :---: | :--- | :--- | :--- | :---: | :---: |
| 0 | LD | MO |  |  |  |
| 1 | SFTBR | $Y 10$ | K8 |  |  |
| 5 | END | K2 |  |  |  |
| 5 |  |  |  |  |  |

[Operation]

| Y17 | Y16 | Y15 | Y14 | Y13 | Y12 | Y11 | Y10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| Y17 | Y16 | Y15 | Y14 | Y13 | Y12 | Y11 | Y10 | (SM700) |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 |

(2) The following program shifts the data of Y21 to Y2C (12 bits) specified by (D) to the left by 5 bits ( n 2 ), when M0 is turned on.
[Ladder Mode]


## [List Mode]



## [Operation]

| Y2C | Y2B | Y2A | Y29 | Y28 | Y27 | Y26 | Y25 | Y24 | Y23 | Y22 | Y21 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |


| Carry flag (SM700) 0 | Y2 | Y2 | Y2 | Y2 | Y2 | Y27 | Y2 | Y25 | Y24 | Y23 | Y22 | Y21 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

### 7.3.4 DSFR, DSFRP, DSFL, DSFLP



## Function

## DSFR

(1) Shifts data n points from device designated by (D) 1 -word to the right.

(2) The device designated by $\mathrm{D}+(\mathrm{n}-1)$ is filled with 0 .

## DSFL

(1) Shifts data n points from device designated by (D) 1-word to the left.


Filled with 0.
(2) The device designated by (D) is filled with 0 .

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in n exceed those of the corresponding device specified in (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program shifts the contents of D683 to D689 to the right when XB is turned ON .
[Ladder Mode]
[List Mode]
$\left.\begin{array}{lll} & {\left.\left[\begin{array}{lll}\text { DSFRP } & 0683 & \text { K7 }\end{array}\right] \right\rvert\,} \\ \hline & & \\ \hline \text { END }\end{array}\right] \mid$

| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { DSFRP } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \text { XOB } \\ & \text { D683 } \end{aligned}$ |

[Operation]

(2) The following program shifts the contents of D683 to D689 to the left when XB is turned ON.
[Ladder Mode]
[List Mode]


## [Operation]

| Designation range for the DSFLP instruction |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D689 | D688 | D687 | D686 | D685 | D684 | D683 |$|$


7.3.5

SFTWR, SFTWRP, SFTWL, SFTWLP

- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



## Function

## SFTWR(P)

(1) This instruction shifts n 1 words data in the devices starting from the device specified by (D) to the right by n 2 words. $\mathrm{n} 1=9, \mathrm{n} 2=4$

| (D) +8 | (D) +7 | (n1) n 2 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | (D) +6 | (D) +5 | (D) +4 | (D) +3 | (D) +2 | (D) +1 | (D) |
| 30 FH | 1Ен | 100H | 0 H | 1FFH | 10 H | 1 FH | 7FFH | 2 AH |
|  |  |  | - |  |  |  |  |  |
| (D) +8 | (D) +7 | (D) +6 | (D) +5 | (D) +4 | (D) +3 | (D) +2 | (D) +1 | (D) |
| 0 H | OH | OH | OH | 30 FH | 1Ен | 100 H | OH | 1 FFH |

Filled with $\mathrm{OH}_{\mathrm{H}}$
(2) The n 2 words data in the devices starting from the highest device are filled with 0 s .
(3) If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.
(4) If the value of $n 2$ is equal to or larger than the value of $n 1$, the $n 1$ words data in the devices starting from the device specified by (D) will be filled with 0s.

## SFTWL(P)

(1) This instruction shifts the n 1 words data in the devices starting from the device specified by (D) to the left by n 2 words. $\mathrm{n} 1=9, \mathrm{n} 2=4$

| (12) |  |  |  | (n) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (D) +8 | (D) +7 | (D) +6 | (D) +5 | (D) +4 | (D) +3 | (D) +2 | (D) +1 | (D) |
| 1 FFH | 10 H | OH | 7FFH | $3 \mathrm{~A}_{\mathrm{H}}$ | 1 FH | 30 H | OH | FFH |


(2) The n 2 words in the devices starting from the lowest device are filled with 0 s .
(3) If the value specified by n 1 or n 2 is 0 , the instruction will be not processed.
(4) If the value of $n 2$ is equal to or greater than the value of $n 1$, the $n 1$ words devices starting from the device specified by (D) will be filled with 0s.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value in n1 or n2 is negative. | - | - | - | - | $\bigcirc$ |
| 4101 | The points specified in n1 exceed those of the device specified in (D). | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program shifts the 8 words ( n 1 ) data stored in the devices starting from D 10 specified by (D) to the right by 2 words ( n 2 ), when M0 is turned on.
[Ladder Mode]

## [List Mode]


[Operation]

(2) The following program shifts the 12 words ( n 1 ) data in the devices starting from D 21 specified by (D) to the left by 5 words ( n 2 ), when M0 is turned on.

[Operation]


### 7.4 Bit processing instructions

### 7.4.1 BSET, BSETP, BRST, BRSTP

| BSET, BRST $\square$ |  |  |  |  |  | dicates an in | (D) (D) | of BSET/BRS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| : Number of the device whose bits are set/reset (BIN 16 bits): Number of the bit to be set/reset (0 to 15) (BIN 16 bits) |  |  |  |  |  |  |  |  |  |
| Setting | Inte | vices | R, ZR | J! |  | UIGİ | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| Data | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## Function

## BSET

(1) Sets (sets "1" at) the nth bit in the word device designated at (D).
(2) If n exceeds " 15 ", bit set/reset is performed with the lower 4 bits of the data.


## BRST

(1) Resets the nth bit of a word device designated by (D) to 0 .
(2) If n exceeds "15", bit set/reset is performed with the lower 4 bits of the data.


## Operation Error

(1) There is no operation error in the $\operatorname{BSET}(\mathrm{P})$ or $\mathrm{BRST}(\mathrm{P})$ instruction.

## Program Example

(1) The following program resets the 8th bit of $\mathrm{D} 8(\mathrm{~b} 8)$ to 0 when XB is OFF, and sets the 3 rd bit of $\mathrm{D} 8(\mathrm{~b} 3)$ to 1 when XB is ON.

## [Ladder Mode]


[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 4 \\ & 5 \\ & 8 \end{aligned}$ | LDI <br> BRSTP <br> LD <br> BSETP <br> END | $\begin{aligned} & \text { XOB } \\ & \text { D8 } \\ & \text { XOB } \\ & \text { D8 } \end{aligned}$ | K8 K3 |
| [Operation] |  |  |  |



Bit set or reset of word devices can also be conducted by bit designation of word devices.

- For the bit specification for word devices, link direct devices, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals). The processing of program example (1) would be conducted as shown below if bit designation of a word device had been used:



### 7.4.2 TEST, TESTP, DTEST, DTESTP

TEST, DTEST $\neg \sim L$ Command
TESTP, DTESTP $\_$
(51): Number of the device where bit data to be extracted is stored (BIN 16 bits)
(22): Location of the bit data to be extracted ( 0 to 15 (TEST)/0 to 31 (DTEST)) (BIN 16/32 bits)
(D): Number of the bit device where the extracted data will be stored (bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | - | - |
| (52) | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - | - | - |

## Function

## TEST

(1) Fetches bit data at the location designated by (S2) within the word device designated by (S1), and writes it to the bit device designated by (D).
(2) The bit device designated by (D) is OFF when the relevant bit is " 0 " and ON when it is " 1 ".
(3) The position designated by S2 indicates the position of an individual bit in a 1 -word data block (0 to 15). When 16 or more is designated at (S2), the target is the bit data at the position indicated by the remainder of $\mathrm{n} / 16$. For example, when $n=18$, the target is the data at $b 2$ since the remainder of $18 / 16=1$ is " 2 ".


## DTEST

(1) Fetches bit data at the location designated by (52) within the 2 -word device designated by (31), or (51) +1 , and writes it to the bit device designated by (D).
(2) The bit device designated by (D) is OFF when the relevant bit is " 0 " and ON when it is " 1 ".
(3) The position designated by S2) indicates the position of an individual bit in a 2-word data block (0 to 31). When 32 or more is designated at s2), the target is the bit data at the position indicated by the remainder of $n / 32$. For example, when $\mathrm{n}=34$, the target is the data at b 2 since the remainder of $34 / 32=1$ is "2".


## Operation Error

(1) There is no operation error in the TEST(P) or DTEST $(\mathrm{P})$ instruction.

## Program Example

(1) The following program turns M0 ON or OFF based on the status of the 10th bit in the 1 -word data block (D0).
[Ladder Mode] [List Mode]


## [Operation]

(2) The following program turns Y 40 ON or OFF, depending on the status of the 19th bit of the 2-word data (W0 and W1).
[Ladder Mode]

[Operation]
b31----------------- b19-b16b15-------------------------b0

$\rightarrow$ Turns Y40 OFF since b19 is "0."
b31----------------- b19-b16b15-------------------------b0

$\rightarrow$ Turns Y40 ON since b19 is "1."

Remark
Programs using the bit test instruction can be rewritten as programs using bit designation of word devices. If the program in example (1) were changed to use bit designation of a word device, it would appear as follows:

M0 turns ON/OFF depending on the ON/OFF status of b10 of D0 (D0.A).

### 7.4.3 BKRST, BKRSTP


(D) : Head number of the devices to be reset (bits)
n : Number of the devices to be reset (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J..: |  | U...\|G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  | - |  |  |  |  | - |
| n | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Resets bit device n-points from the bit device designated by (D).

| Device |  |
| :---: | :--- |
| Annunciator (F) Status |  |
|  | • Turns device n-points from annunciator (F) number designated by (D) OFF. <br>  <br> Timer (T) <br> Counter (C) <br> • Stores number of annunciators stored from SD64 to SD79 at SD63. |
| Bit devices other than the <br> above | • Sets the current value n-points from timer (T) or counter c designated by (C) to 0, and turns coil contact |
| OFF. |  |

(2) If the designated device is OFF, the device status will not change.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in $n$ exceed those of the corresponding device <br> specified in (©). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program turns OFF devices from M0 to M7 when X0 is turned ON.

## [Ladder Mode]

[List Mode]

[Operation]
M9M8M7---M4 M3---M0

---М4М3---M0
1100100000
Not changed
(2) The following program sets data from 2 nd bit (b2) of D10 to 1 st bit (b1) of D11 to 0 when X 20 is turned ON . [Ladder Mode] [List Mode]

[Operation]


### 7.5 Data processing instructions

### 7.5.1 SER, SERP, DSER, DSERP

Basic
High
pefformance
Process
Redundant
Universa
LCPU

SER, DSER



SERP, DSERP 〕

Search data or head number of the devices where the search data is stored (BIN 16/32 bits)
(s2) : Data to be searched or head number of the devices where the data to be searched is stored (BIN 16 bits)
(D) : Head number of the devices where the search result will be stored (BIN 16 bits)
n : Number of searches (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | गा. |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ | - |
| (3) | - | $\bigcirc$ |  | - | - |  |  | - | - |
| (D) | - | $\bigcirc$ |  | - | $\bigcirc$ |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  |  | $\bigcirc$ | - |

## Function

## SER

(1) Searches $n$ points from the 16-bit data of the device designated by (22), regarding 16-bit data of the device designated by (51) as a keyword. Then, the number of matches with the keyword is stored at the device designated by (D) +1 , and the first matched device number (in the relative number from (22) is stored at the device designated by (D).

(2) No processing is conducted if n is 0 or a negative value.
(3) If no matches are found in the search, the devices designated at (D) and (D) +1 become " 0 ".

## DSER

(1) Searches $n$ points from the device designated by (22) in 32-bit units ( $2 \times \mathrm{n}$ points in 16-bit units) regarding 32-bit data of the device designated by (51) +1 and (51) as a keyword. Then, the number of matches with the keyword is stored at the device designated by (D) +1 , and the first matched device number (in the relative number from (32) is stored at the device designated by (D).

(2) No processing is conducted if n is 0 or a negative value.
(3) If no matches are found in the search, the devices designated at (D) and (D) +1 become " 0 ".

## Point ${ }^{\rho}$

If the data to be searched using the SER/DSER instruction is sorted in the ascending order, searches can be accelerated by the use of the binary search method, which is activated by turning SM702*1 ON. However, correct search results are not obtained if SM702 is turned ON when the data to be searched is not sorted in the ascending order.
*1: SM702 is the special relay for setting the search method.

- SM702 OFF: Sequential search method (linear search method) (Comparison with the search data starts from the beginning of the data to be searched.)
- SM702 ON: Binary search method (Obtains the center value of the sorted array and decides if the obtained value is larger or smaller than the search value, then, chooses the area for search between the larger and smaller value divisions. By repeating this process, the area for search is narrowed down.)

| Search order |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Search data | Data to be searched |  | Data to be searched Data to |  | be s | earched |
| 500 | 100 |  | 100 |  | 100 |  |
|  | 200 |  | 200 |  | 200 |  |
|  | 300 |  | 300 |  | 300 |  |
| Search range | 400 | Compared with the | 400 |  | 400 |  |
|  | 500 | $4$ | 500 | Search range $\rightarrow$ | 500 | $\longleftarrow$ Compared with the |
|  | 600 | Search range | 600 | $\longleftarrow$ Compared with the | 600 | search data |
| * | 700 | $\downarrow$ | 700 | search data | 700 |  |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | $\mathbf{Q n P H}$ | $\mathbf{Q n P R H}$ | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4101 | LCPU |  |  |  |  |  |
|  | The device range specified in (D) exceeds the range of the <br> Corresponding device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program searches D100 to D105 for the contents of D0 when X20 is ON, and stores the search results at W0 and W1.
[Ladder Mode] [List Mode]

[Operation]


Data to be searched

(2) The following program searches D100 to D111 for the contents of D11 and D10 when X20 is ON, and stores the search results at W0 and W1.
[Ladder Mode]
[List Mode]

[Operation]


### 7.5.2

SUM, SUMP, DSUM, DSUMP
Basic
High
pefformance
Process
Redundant
Universal
LCPU
indicates an instruction symbol of SUM/DSUM.

(S): Head number of the devices where the total number of bits of " 1 " is counted (BIN $16 / 32$ bits)
(D): Head number of the devices where the total number of the bits will be stored (BIN $16 / 32$ bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U'IG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## SUM

From the 16 -bit data in the device designated by (s), stores the total number of bits where 1 is set, in the device designated by (D).
(S)
b15-------- b8b7--------- b0


Total number of bits where 1 is set
b15-------- b8b7--------- b0
(D)

Stores the total number of bits where 1 is set in BIN.
(There are 8 bits where 1 is set in the example.)

## DSUM

From the 32-bit data in the device designated by (S), stores the total number of bits where 1 is set, in the device designated by (D).
(S) +1
(S)
b31--------------------- b16b15----------------------- b0 100011110010100011100010000011110110

Total number of bits where 1 is set
b15--------b8b7--------- b0

Stores the total number of bits where 1 is set in BIN. (There are 16 bits where 1 is set in the example.)

## Operation Error

(1) There is no operation error in the $\operatorname{SUM}(\mathrm{P})$ or $\operatorname{DSUM}(\mathrm{P})$ instruction.

## Program Example

(1) The following program stores the number of bits which are ON from X 8 to X 17 into D 0 when X 10 is turned ON .

## [Ladder Mode]

 [List Mode]

| Instruction |  | Device |
| :--- | :--- | :---: |
| LD | K10 |  |
| SUMP | K4X8 | D0 |
| END |  |  |

[Operation]
X17------------------------ X8

$$
00: 100110: 1: 100000: 1: 1
$$

Stores the total number of bits
where 1 is set at D0.

(2) The following program stores the number of bits which are ON in D100 and D101 into D0 when X10 is turned ON. [Ladder Mode]
[List Mode]

[Operation]


Stores the total number of bits where 1 is set into D0.


### 7.5.3 DECO, DECOP

Basic High
High
pefforma
Process
Redundant
Universal
LCPU

(S) : Data to be decoded or the number of the device where the data to be decoded is stored (BIN 16 bits)
(D) : Head number of the devices where the decoding result will be stored (Device name)
n : Valid bit length ( 1 to 8 ), 0 : No processing (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG\% | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  | - |  |  |  | - | - |
| n | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Turns ON the bit position of (D), which corresponds to the binary value designated by the lower n bits at (S).

(2) The value of n can be designated between 1 and 8 .
(3) No processing is conducted if $\mathrm{n}=0$, and there are no changes in the details of the device designated at (D).
(4) Bit devices are treated as 1 bit, and word devices as 16 bits.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value of $n$ is other than 0 to 8. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range $2^{\text {n }}$ bits from ( (D) exceeds the range of the corresponding <br> device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program decodes the 3 bits from XO and stores the results at M 10 when X 20 is ON . [Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 5 | $\begin{aligned} & \overline{L D} \\ & \text { DECOP } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & \text { x20 } \\ & \text { K1 } 1 \times 0 \end{aligned}$ | M10 |

[Operation]


If 3 bits are designated as significant bits, 8 points are occupied.

### 7.5.4 enco, encop

Basic Hiof
High
pefformance
Process


Universa

(S) : Head number of the device where the data to be encoded is stored (Device name)
(D) : Number of the device where the encoding result will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Valid bit length (1 to 8), 0: No processing (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U:IG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | - | - |
| n | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Stores the binary value corresponding to the bits which are " 1 " included in the $2^{n}$-bit data of (S) to (D).

(5) | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

$\xrightarrow{ }$ (D) | 1 | 1 | 0 |
| :--- | :--- | :--- |$\quad$ (Binary value $=6$ )

(2) The value of n can be designated at between 1 and 8 .
(3) If $\mathrm{n}=0$, there will be no operation, and the contents of (D) will not change.
(4) Bit devices are treated as 1 bit, and word devices as 16 bits.
(5) If more than 1 bit is at 1 , processing will be conducted at the upper bit location.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The vaue of $n$ is other than 0 to 8. <br> All data 2 ${ }^{n}$ bits from (s) is "0". | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range $2^{n}$ bits from (s) exceeds the range of the corresponding <br> device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program encodes the 3 bits from M10 when X20 is ON, and stores the results at D8.
[Ladder Mode] [List Mode]

[Operation]


### 7.5.5 SEG, SEGP


(S): Data to be decoded or head number of the devices where the data to be decoded is stored (BIN 16 bits)
(D): Head number of the devices where the decoding result will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J!! |  | U...IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

(1) Decodes the data from 0 to $F$ designated by the lower 4 bits of © to 7 -segment display data, and stores at (D).
(2) If (D) is a bit device, indicates the head number of the devices storing the 7-segment display data; if it is a word device, indicates the number of the device storing the data.


## Operation Error

(1) There is no operation error in the $\mathrm{SEG}(\mathrm{P})$ instruction.

7-segment decode display

| (s) |  | Configuration of 7 Segments | (1) |  |  |  |  |  |  |  | Display Data |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Hexadecimal | Bit Pattern |  | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |  |
| 0 | 0000 | B5 B6 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 「1 |
| 1 | 0001 |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | i |
| 2 | 0010 |  | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | I' |
| 3 | 0011 |  | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | I |
| 4 | 0100 |  | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 5 | 0101 |  | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | $\stackrel{\square}{\square}$ |
| 6 | 0110 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | E |
| 7 | 0111 |  | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 8 | 1000 |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 㫛 |
| 9 | 1001 |  | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | İ |
| A | 1010 |  | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | -19 |
| B | 1011 |  | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | ! |
| C | 1100 |  | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | i- |
| D | 1101 |  | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | -1 |
| E | 1110 |  | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | E |
| F | 1111 |  | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | F- |

[^4]
## Program Example

(1) The following program converts the data from XC to XF to 7-segment display data and outputs it to Y38 to Y3F when X0 is turned ON.
[Ladder Mode] [List Mode]

[Timing Chart]

*1: The data Y38 to Y3F will not change until the next data is output.

### 7.5.6 DIS, DISP


(S) : Head number of the devices where data to be dissociated is stored (BIN 16 bits)
(D) : Head number of the devices where the dissociated data will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Number of dissociations (1 to 4), 0: No processing (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:..\|G:... | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Stores the lower n-digits ( 1 digit is 4 bits) of the 16-bit data designated by (S) at the lower 4 bits $n$-points from the device designated by (D).
(S)

(2) The upper 12 bits n-points from the device designated by (S) become 0 .
(3) The value of $n$ can be designated at between 1 and 4 .
(4) If $\mathrm{n}=0$, there will be no processing, and the contents n -points from (D) will not change.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value of n is other than 0 to 4 . | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range n-points from (D) exceeds the range of the corresponding device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program dissociates the 16-bit data from D0 into 4-bit groups, and stores from D10 to D13 when X0 is ON.
[Ladder Mode]


## [Operation]



### 7.5.7

UNI, UNIP
Basic
Hich
Process
Redundant
Universa
LCPU

(S) : Head number of the devices where data to be linked is stored (BIN 16 bits)
(D) : Head number of the devices where the linked data will be stored (BIN 16 bits)
n : Number of links (1 to 4), 0: No processing (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J..: |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Links lower 4 bits of 16-bit data n-points from device designated by (S) to 16-bit device designated by (D).

(2) The bits of the upper (4-n) digits of the device designated by (D) become 0.
(3) The value of n can be designated at between 1 and 4 .
(4) If $\mathrm{n}=0$, there will be no processing, and the contents of device (D) will not change.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value of n is other than 0 to 4. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range n-points from (s) exceeds the range of the corresponding <br> device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program links the lower 4 bits of D0 to D 2 when X 0 is ON , and stores them at D10.
[Ladder Mode]
[List Mode]

[Operation]

7.5.8 NDIS, NDISP, NUNI, NUNIP

(S1): Head number of the devices where data to be dissociated/linked is stored (BIN 16 bits)
(D): Head number of the devices where the dissociated/linked data will be stored (BIN 16 bits)
(S2): Head number of the devices where the units of dissociation/linking will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (2) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

## NDIS

(1) Dissociates data stored in device numbers starting from that designated at (51) into the number of individual bits designated at (®2), and stores this data in device numbers starting from that designated at (D).

(2) The number of dissociated bits designated at (52) can be designated within a range of 1 to 16 bits.
(3) Bits from the device number designated at (22) to the device number where " 0 " is stored are processed as dissociated bits.
(4) Do not overlap the device range for data to be dissociated (51) to end range of (51) with the device range which stores the dissociated data (D) to end range of (D). If overlapped, the correct operation result may not be obtained.
(5) Do not specify the same device number for (51), (32), and (D). If the same device is specified for (51), (32), and (D), the operation does not work correctly.

## NDIS, NDISP, NUNI, NUNIP

## NUNI

(1) Links individual bits of data stored into the area starting from the device number designated by (51) in the number of bits specified by (22), and stores them following the device number designated by (D).

(2) The number of bits to be linked as designated by (22) can be within a range of from 1 to 16.
(3) Processing will be performed on the number of bits to be linked from the device number designated by (32) to the device number storing " 0 ".
(4) Do not overlap the device range for data to be linked (S1) to end range of (51) with the device range which stores the linked data (D) to end range of (D). If overlapped, the correct operation result may not be obtained.
(5) Do not overlap the device numbers to be designated at (37), (2), and (D). If overlapped, correct operation is not possible.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The number of bits dissociated or linked specified by (22) has not been <br> set within the range from 1 to 16 bits. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The device number of the device specified by (31) or (2) based on the <br> number of bits dissociated or linked specified by (22 is greater than the <br> final device number of each device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program dissociates data of 4,3 , and 6 bits respectively from the lower bits of $D 0$, and stores them from D10 to D12.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 | D20 |
| 3 | MOVP | K3 | D21 |
| 5 | MOVP | K6 | D22 |
| 7 | MOVP | K0 | D23 |
| 9 | NDISP | D0 | D10 |

[Operation]

(2) The following program links the lower 4 bits of data from D10, the lower 3 bits of data from D11, and the lower 6 bits of data from D12, and stores at D0.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | SM400 |  |  |
| 1 | MOVP | K4 | D20 |  |
| 3 | MOVP | K3 | D21 |  |
| 5 | MOVP | K6 | D22 |  |
| 7 | MOVP | KO | D23 |  |
| 9 | NUNIP | D10 | D0 | D20 |
| 13 | END |  |  |  |
|  |  |  |  |  |

## WTOB, WTOBP, BTOW, BTOWP

[Operation]

7.5.9 $\mathbf{~ w T O B , ~ w T O B P , ~ в T O W , ~ в T O W P ~}$

(S) : Head number of the devices where data to be dissociated/linked in byte units is stored (BIN 16 bits)
(D) : Head number of the devices where the result of dissociated/linking in byte units will be stored (BIN 16 bits)
n : Number of byte data to be dissociated/linked (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | गा: |  | UIG! | Zn | $\begin{gathered} \text { Constants } \\ \text { K, H } \end{gathered}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

## WTOB

(1) Dissociates $n$-bytes of the 16-bit data stored into the area starting from the device number designated by © , and stores them following the device designated by (D).

| (S) | b15---------------b8b7----------------b0 |  | b15--------------b8 b7---------------b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Upper byte | Lower byte | OOH | Data of lower byte |  |
|  | Upper byte | Lower byte | OOH | Data of upper byte |  |
|  |  |  | OOH | Data of lower byte |  |
| (S) $+\left(\frac{n}{2}-1\right)^{* 1}$ | Upper byte | Lower byte | OOH | Data of upper byte | n bytes |
|  | *1: Fractions that follow the decimal point are rounded up. |  | О0н | Data of lower byte |  |
|  |  |  | OOH | Data of upper byte |  |

For example, if $n=5$, data through the lower 8 bits of (S) to (S +2 ) would be stored from (D) to (D) +4 ).

| (S) |  | 39 | ( D | b15--------------b8 b7----------------b0 |  | * |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (S) +1 | 56н | 78н | (D) +1 | 00н | 12н |  |
| (S) +2 | FEн | $\mathrm{DCH}^{\text {}}$ | (D) +2 | 00H | 78 ${ }^{\text {r }}$ | When $\mathrm{n}=5$ |
|  |  |  | (D) +3 | $0 \mathrm{OH}^{\text {r }}$ | 56н |  |
|  | red w |  | (D) +4 | 00- | DCH | $\checkmark$ |

(2) Setting the number of bytes with $n$ automatically determines the range of the 16-bit data designated by (S) and the range of the devices to store the byte data designated by (D).
(3) No processing will be conducted when the number of bytes designated by n is " 0 ".
(4) The " $00_{\mathrm{H}}$ " code will automatically be stored at the upper 8 bits of the byte storage device designated by (D).

(5) Even though the range of the device with the data to be devided (© to (S) $+\left(\frac{n}{2}-1\right)$ ) is the same as the range of the device with the devided data (© to (D)+(n-1)), the instruction operates correctly.

## BTOW

(1) Links the lower 8 bits of the 16 -bit data in $n$ words stored in the area starting from the device designated by () in 1 -word units and stores it into the area starting from the device designated by ( $D$. The upper 8 bits of $n$-word data stored in the area starting from the device designated by (S) will be ignored. Further, if n is an odd number, 0 is stored at the upper 8 bits of the device where the nth byte data is stored.


For example, if $n=5$, the lower 8 bits of data from (S) to (S +4 ) are linked and stored at (D) to (D +2 ).

| (S) | ООн | 12H | ( ${ }^{\text {( })}$ | 34 | 12н |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (S) +1 | 00\% | 34 н | (D) +1 | 78 H | 56 |
| If $\mathrm{n}=5$ S +2 | 00H | 56 | $\rightarrow$ (D) +2 | 00 H | FEH |
| (S) +3 | 00 H | 78 |  |  |  |
| (S) +4 | OOH | FEH |  | н is |  |

(2) Setting the number of bytes with $n$ automatically determines the range of the byte data designated by (S) and the range of the devices to store the linked data designated by (D).
(3) No processing will be conducted when the number of bytes designated by $n$ is " 0 ".
(4) The upper 8 bits of the byte storage device designated by © are ignored, and the lower 8 bits are used.
(5) Linking is correctly processed even when the device range (S) to (S $+(n-1)$ ) where the data to be linked is stored overlaps with the device range (ㅁ) to (D) $\left.+\left(\frac{n}{2}-1\right)\right)$ where the linked data will be stored.

For example, the following will take place in a case where the lower 8 bits of D11 to D16 are to be stored at D12 to D14:


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The range of the values in $n$ exceeds that of the device specified by (s). The range of the values in $n$ exceeds that of the device specified by (D). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program dissociates the data at D10 to D12 in byte units and stores it at D20 to D25 when X0 is turned ON. [Ladder Mode]

> [List Mode]

[Operation]

(2) The following program links the lower 8 bits of data from D20 through D25 and stores the result at D10 to D12 when X0 is turned ON.
[Ladder Mode]

## [List Mode]


[Operation]


### 7.5.10 MAX, MAXP, DMAX, DMAXP



## Function

## MAX

(1) Searches in the $n$ points of 16 -bit BIN data, from the device designated by © , for the maximum value and stores the searched maximum value at the device designated by (D). Starts the search from the device designated by (S) and stores the location, specified in the number of points counted from © , of the device where the maximum value is found first at (D) +1 and stores the number of the found minimum values at (D) +2 .


## DMAX

(1) Searches in the $n$ points of 32 -bit BIN data, from the device designated by © , for the maximum value and stores the searched maximum value at the device designated by (D) and (D)+1.
Starts the search from the device designated by (S) and stores the location, specified in the number of points counted from (S), of the device where the maximum value is found first at (D) +2 and stores the number of the found minimum values at (D)+3.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD.


## Program Example

(1) The following program subtracts, when X1C is turned ON, the data stored at D100 to D103 from the data stored at R0 to R3, and searches in the results of subtraction for the maximum value, then, stores it at D200 to D202.
[Ladder Mode]
[List Mode]

[Operation]


DO 4


| D200 | 1432 | Maximum value |
| :--- | :---: | :--- |
| D201 | 2 | Location |
| D202 | 1 | Quantity |

(2) The following program searches for the maximum value from the32-bit data at D0 to D7, and stores it at D100 to D103 when X20 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]


### 7.5.11 MIN, MINP, DMIN, DMINP


(S) : Head number of the devices where a minimum value is searched (BIN 16/32 bits)
(D) : Head number of the devices where the minimum value search result will be stored (BIN 16/32 bits)
$\mathrm{n} \quad$ : Number of data blocks to be searched (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J1\% |  | UIG! | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

## MIN

(1) Searches in the $n$ points of 16 -bit BIN data, from the device designated by © , for the minimum value and stores searched minimum value at the device designated by (D).
Starts the search from the device designated by © and stores the location, specified in the number of points counted from (S), of the device where the minimum value is found first at (D) +1 and stores the number of the found minimum values at (D)+2.


## DMIN

(1) Searches in the $n$ points of 32 -bit BIN data, from the device designated by © , for the minimum value and stores searched minimum value at the devices designated by (D) and (D) +1 .

Starts the search from the device designated by (s) and stores the location, specified in the number of points counted from (S), of the device where the minimum value is found first at (D) +2 and stores the number of the found minimum values at (D)+3.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | $\mathbf{Q n P H}$ | $\mathbf{Q n P R H}$ | $\mathbf{Q n U}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in $n$ exceed those of the corresponding device <br> specified in ©S. | - | - | - | - | - |
| 4101 | The device specified in (D) exceeds the range of the corresponding <br> device. | - | - | - | - | - |

## Program Example

(1) The following program adds, when X1C is turned ON, the data stored at D100 to D103 and the data stored at R0 to R3, and searches in the results of addition for the minimum value, then, stores it at D200 to D202.
[Ladder Mode]
[List Mode]

[Operation]


D0 4


Minimum value Location
Quantity
(2) The following program, when X 20 is turned ON , searches for the minimum value from the 32-bit data contained from D0 to D7, and stores it from D100 to D103.
[Ladder Mode]

## [List Mode]


[Operation]

$\square$ indicates an instruction symbol of SORT/DSORT.

(51) : Head device number in the table to be sorted (BIN 16/32 bits)
$\mathrm{n} \quad$ : Number of data blocks to be sorted (BIN 16 bits)
(22) : Number of data blocks to be compared in one sort operation (BIN 16 bits)
(11) : Number of the bit device to be turned ON at the completion of the sort operation (bits)
(12) : Device reserved for the system (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jा. |  | UIG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (32) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (1) | $\bigcirc$ | - |  | - |  |  |  |  | - |
| (2) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

## SORT

(1) Sorts (rearranges data) BIN 16-bit data n points from (51) in ascending or descending order. Sort order is designated by the ON/OFF status of SM703:

- When SM703 is OFF: Ascending order sort
- When SM703 is ON : Descending order sort

|  | Data before sort | When SM703 = OFF | $\begin{array}{r} \hline-124 \\ \hline-10 \\ \hline \end{array}$ | Sort in the ascending order |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  | 35 | $\xrightarrow{(S)+2}$ | 35 |  |
| (S) +1 | -10 | (S) +3 | 500 |  |
| (S) +2 | 500 |  |  |  |
| (S) +3 | -124 | (S) | 500 |  |
|  |  | (S) +1 | 35 |  |
|  |  | When SM703 $=0 \mathrm{~N}$ (S) +2 | -10 | Sort in the descending order |
|  |  | (S) +3 | -124 |  |

(2) Several scans are required for sorts performed by the SORT instruction. The number of scans executed until completion is the value obtained by dividing the maximum number of times executed until the completion of the sort by the number of data blocks compared at one execution designated by (22). (Decimal fractions are rounded up.) When the value of (s2) is increased, the number of scans until completion of the sort is reduced, but the amount of time per scan is lengthened.
(3) The maximum number of executions until completion of the sort should be calculated according to the following equation:
The maximum number of executions until completion $=(n) \times(n-1) / 2$ [times executed]

## Example

When $\mathrm{n}=10$, the number of executions is obtained as $10 \times(10-1) / 2=45$ [times executed]. If ( 82$)=2$, then the number of scans until the completion of sort is calculated as $45 / 2=22.5 \rightarrow 23$ [scans].
(4) The device designated by ([1) (the completion device) is turned OFF by the execution of the SORT instruction, and turned ON when the sort is completed. Because the device designated by (11) is maintained in the ON state after the completion of the sort, the user must turn it OFF if required.
(5) The 2 points from the device designated by ([2) are used by the system during the execution of the SORT instruction. These 2 points from the device designated by (2) should therefore not be used by the user. Changing these points may cause an error code to be returned (Error code: 4100).
(6) If the value of $n$ is changed during the execution of the SORT instruction, the sort will be conducted in accordance with the number of sort data blocks after the change.
(7) If the execution command is turned OFF during the execution of the SORT instruction, the sort is suspended. The sort resumes from the beginning when the execution command is turned ON again.
(8) To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

## DSORT

(1) Sorts (rearranges data) BIN 32-bit data $n$ points from (31) in ascending or descending order. Sort order is designated by the ON/OFF status of SM703:

- When SM703 is OFF : Ascending order sort
- When SM703 is ON: Descending order sort

(2) Several scans are required for sorts performed by the DSORT instruction. The number of scans executed until completion is the value obtained by dividing the maximum number of times executed until the completion of the sort by the number of data blocks compared at one execution designated by (32). (Decimal fractions are rounded up.) When the value of (82) is increased, the number of scans until completion of the sort is reduced, but the amount of time per scan is lengthened.
(3) The maximum number of executions until completion of the sort should be calculated according to the following equation:

The maximum number of executions until completion $=(n) \times(n-1) / 2$ [times executed]

## Example

When $n=10$, the number of executions is obtained as $10 \times(10-1) / 2=45$ [times executed]. If $S 2=2$, then the number of scans until the completion of sort is calculated as $45 / 2=22.5 \rightarrow 23$ [scans].
(4) The device designated by (17) (the completion device) is turned OFF by the execution of the SORT instruction, and turned ON when the sort is completed. Because the device designated by ( ${ }^{(1)}$ ) is maintained in the ON state after the completion of the sort, the user must turn it OFF if required.
(5) The 2 points from the device designated by ( (2) are used by the system during the execution of a DSORT instruction. These 2 points from the device designated by (12) should therefore not be used by the user. Changing these points may cause an error code to be returned (Error code: 4100).
(6) If the value of n is changed during the execution of the SORT instruction, the sort will be conducted in accordance with the number of sort data blocks after the change.
(7) If the execution command is turned OFF during the execution of the SORT instruction, the sort is suspended. The sort resumes from the beginning when the execution command is turned ON again.
(8) To execute another sort operation immediately after the completion of the previous sort, turn OFF the execution command once, then turn it ON.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | (2) is 0 or a negative value. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range from S 1 to $(\mathrm{S} 1+\mathrm{n} / 2 \times \mathrm{n})$ (including S 1 ) overlaps the range from D2 to D2 +1 . | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | For the SORT(P) instruction, the range of the device specified by (31) exceeds the range from S 1 to $\mathrm{S} 1+\mathrm{n}$ (including S 1 ). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | For the $\operatorname{DSORT}(\mathrm{P})$ instruction, the range of the device specified by (s) exceeds the range from S1 to S1 $+(2 \times n)$ (including S1). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program sorts the BIN 16-bit data from D0 to D3 in the ascending/descending order when X 10 is turned ON.
[Ladder Mode] [List Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 0$ |
| 1 | OUT | SM703 |
| $\frac{2}{3}$ | ${ }_{\text {SORT }}$ | X10 D0 |
| 9 | END | DO K4 KI Mo dio |

[Operation]

(2) The following program sorts the BIN 32-bit data from D0 to D9 in ascending/descending order when X 10 is turned ON.
[Ladder Mode]

[List Mode]

[Operation]


### 7.5.13 wsum, wsump


(S) : Head number of the devices where data to be summed are stored (BIN 16 bits)
(D) : Head number of the devices where the sum will be stored (BIN 32 bits)
n : Number of data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | गा. |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Adds all 16-bit BIN data for $n$ blocks from the device designated at © , and stores it in the device designated at (D).

| (S) | 4444 (BIN) | ${ }^{4}$ | $\checkmark$ | (D) +1 , (D) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (S) +1 | 3333 (BIN) |  |  |  |  |
| (S) +2 | 1234 (BIN) | n |  |  | 13914 (BIN) |
| (S) +3 | -5426 (BIN) |  |  |  | 13914 (BIN) |
| (S) +4 | 329 (BIN) |  |  |  |  |
| (S) +5 | 10000 (BIN) |  |  |  |  |

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in $n$ exceed those of the corresponding device <br> specified in ©. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the 16 -bit BIN data from D10 to D14, and stores it in D100 and D101 when X1C is turned ON
[Ladder Mode]
[List Mode]
$\left.\begin{array}{ccccc}\text { X1C } & \text { [WSUMP D10 } & \text { D100 } & \text { K5 }\end{array}\right] \mid$

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 5 | $\begin{aligned} & \text { Wisup } \\ & \text { ENONP } \end{aligned}$ | $\begin{aligned} & \mathrm{X} 1 \mathrm{C} \\ & \mathrm{D} 10 \end{aligned}$ | D100 |

[Operation]

| D10 | 4500 (BIN) | D101,D100 |  |
| :---: | :---: | :---: | :---: |
| D11 | 2500 (BIN) |  |  |
| D12 | -3276 (BIN) |  | 14948 (BIN) |
| D13 | 6780 (BIN) |  |  |
| D14 | 4444 (BIN) |  |  |

### 7.5.14 Dwsum, owsump


(S) : Head number of the devices where data to be summed are stored (BIN 32 bits)
(D) : Head number of the devices where the sum will be stored (BIN 64 bits)
n : Number of data blocks (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U! IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) Adds all 32-bit BIN data stored in n points of devices starting from the one designated by © , and stores the result to 4 points of devices ( 4 words) starting from the one designated by (D).

| +1, (S) | 32767000 (BIN) |
| :---: | :---: |
| (S) +3, S +2 | 6000 (BIN) |
| (S) +5 , (S) +4 | 35392000 (BIN) |
| (S) +7, S +6 | -11870000 (BIN) |
| S +9 , (S +8 | 12345000 (B) |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The points specified in $n$ exceed those of the corresponding device specified in (S). | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The device specified in (D) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program adds the 32-bit BIN data at D100 to D107, and stores the result at D10 and D13 when X20 is turned ON.
[Ladder Mode]

## [List Mode]


[Operation]

| D101,D100 | $11245600(\mathrm{BIN})$ |
| :--- | ---: |
| D103,D102 | $27543200(\mathrm{BIN})$ |
| D105,D104 | $558800(\mathrm{BIN})$ |
| D107,D106 | $-15675000(\mathrm{BIN})$ |

$\square \quad$ D13 to D10 $23672600(\mathrm{BIN})$

### 7.5.15 MEAN, MEANP, DMEAN, DMEANP



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



## Function

## MEAN(P)

(1) This instruction calculates the mean of 16-bit BIN data stored in n-point devices starting from the device specified by (s), and then stores the result into the device specified by (D).

(2) If the value calculated is not integer, this instruction will drop the number of decimal places.
(3) If the value specified by n is 0 , the instruction will be not processed.

## DMEAN(P)

(1) This instruction calculates the mean of 32-bit BIN data stored in n-point devices starting from the device specified by ©s, and then stores the result into the device specified by (D).

(2) If the value calculated is not integer, this instruction will drop the number of decimal places.
(3) If the value specified by n is 0 , the instruction will be not processed.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in $n$ is other than 0 to 32767. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points specified in $n$ exceed those of the corresponding device <br> specified in (s). | - | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program stores the average value of 16 -bit data stored from D0 to D2 into D10, when M0 is turned on. [Ladder Mode] [List Mode]

[Operation]

| D0 | 105 (BIN) |  |
| :---: | :---: | :---: |
| D1 | 555 (BIN) | D10 550 (BIN) |
| D2 | 990 (BIN) |  |

(2) The following program stores the average value of 32-bit data stored from D0 to D5 into D10 and D11, when M0 is turned on.
[Ladder Mode]

## [List Mode]


[Operation]


### 7.6 Structure creation instructions

### 7.6.1

FOR, NEXT
Basic
High
pefform
Proces
Redundant
Universa
LCPU
FOR
NEXT
N

## Function

(1) When the processing in the FOR to NEXT loop is executed n-times without conditions, the step following the NEXT instruction will be executed.
(2) The value of n can be designated at between 1 and 32767 . If it is designated from -32768 to 0 , the processing which is executed when $\mathrm{n}=1$ will be performed.
(3) If you do not desire to execute the processing called for within the FOR to NEXT loop, use the CJ or SCJ instruction to jump.
(4) FOR instructions can be nested up to 16 deep.


FOR instructions can be nested up to 16 deep.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4200 | After the FOR instruction was executed, the END, FEND, or GOEND instruction was executed prior to the NEXT instruction. <br> The STOP instruction is in process between the FOR and the NEXT instructions. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4201 | The NEXT instruction was executed prior to the FOR instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4202 | The 17th FOR instruction was executed when the FOR instruction has been nested. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes the FOR to NEXT loop when X8 is OFF, and does not execute it when X8 is ON.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | X8 |
| 1 | CJ | P8 |
| 3 | LDI | MO |
| 4 | MOV | K0 K 43 |
| 7 | FOR | K4 |
| 99 | LDI MOV | MO Z3 |
| 13 | INC | Z3 - 3 |
| 15 | NEXT |  |
| 16 | P8 |  |
| 17 | LD | XOA |
| 18 | OUT | Y33 |
| 19 | END |  |

## Remark

1. To force an end to the repetitious execution of the FOR to NEXT loop during the execution of the loop, insert a BREAK instruction. See Page 385, Section 7.6.2 for details concerning the use of the BREAK instruction.
2. Use the EGP/EGF instruction to perform the pulse operation of an index-modified program between the FOR and NEXT instructions. Note, however, that rise and fall instructions are not available on the operation output side. Refer to Page 137, Section 5.2 .5 for details of the EGP/EGF instruction. The program samples are shown below:

3. Branching into a FOR to NEXT loop using a JMP or other branch instruction from the outside of the FOR to NEXT loop is not possible.

### 7.6.2 BREAK, BREAKP

Basic
High
Process
Redundant
Universa
LCPU


## Function

(1) Forces an end to a FOR to NEXT instruction loop and shifts the operation to the pointer specified by Pn. Only a pointer within the same program file can be assigned to Pn. If a pointer of the other program file is used, an operation error will be returned.

(2) The remaining number of the FOR to NEXT instruction loop times is stored at (D).

Note that the remaining number includes the operation when the BREAK instruction is executed.
(3) The BREAK instruction can be used only during the execution of a FOR to NEXT instruction loop.
(4) The BREAK instruction can be used only when there is only one level of nesting. When an end is forced to the multiple nesting levels, execute the same number of BREAK instructions for the nesting levels.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 4203 | Lhe BREAK instruction is used in a case other than with the FOR to <br> NEXT instruction loop. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4210 | The jump destination for the pointer specified by Pn does not exist. <br> The pointer of another program file is specified for Pn. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program forces the FOR to NEXT loop to end when the value of DO reaches 30 (when the FOR to NEXT loop has been executed 30 times).
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
|  | RST |  |
| 3 | FOR | K100 |
| 5 | LD | SM400 |
| 8 | 1 D ${ }_{\text {d }}$ | D0 K30 |
| 11 | BREAKP | D1 P0 |
| 14 | NEXT |  |
| 15 | P0 |  |
| 16 | END |  |

## Remark

The value 71 is stored at D1 when the BREAK instruction is executed.

### 7.6.3 CALL, CALLP

## Basic $\begin{aligned} & \text { High } \\ & \text { pefformance }\end{aligned}$ Process Redundant Universal LCPU



Pn : Head pointer number of a subroutine program (Device name)
(51) to (55): Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants K, H | Other P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| Pn | - | - |  | - |  |  |  |  | $\bigcirc$ |
| (51) to (55) | (Other than F) | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) When the CALL ( P ) instruction is executed, executes the subroutine program of the program specified by Pn.
$\left[\begin{array}{l}\text { The CALL }(P) \text { instruction can execute subroutine programs specified by a pointer } \\ \text { within the same program file and subroutine programs specified by a common pointer. }\end{array}\right]$

(2) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (31) to (55) corresponding to the function device. The contents to the devices specified by (51) to (55) are as indicated below.

PO

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY : Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices |  | Device | Data Size |
| :---: | :--- | :---: | :---: |

*1: An error will not occur even when the device number specified by (S1) to (55) is not a multiple of 16 at the digit designation of the bit device.
[Main routine program]

(3) (51) to (55) can be used with the CALL (P) instruction.
(4) The number of function devices to be used by a subroutine program must be identical to the number of arguments in the CALL ( P ) instruction.
Also, the types of the function device and CALL $(P)$ argument used should be identical.
(5) Device numbers specified by the CALL $(P)$ instruction should not overlap.

If they do overlap, it will not be possible to obtain accurate calculations.
(6) The device used in the argument of the CALL ( P ) instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)
(7) When the device, either timer or counter, is used in the argument of the CALL(P) instruction, only the current value is transmitted/received.

## Incorrect operation example

The following example shows the operation performed when D0 is specified for FDO in the subroutine program and D1 is used in the subroutine program.
[Program example]

[Operation performed after subroutine program execution]


## Correct operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D4 is used in the subroutine program.
[Program example]

[Operation performed after subroutine program execution]

Before the execution
of subroutine program
 instruction

| D0 | 0 |
| :---: | :---: |
| D1 | 10 |
| D2 | 100 |
| D3 | 1000 |
| D4 | 0 |

Transfer


At the time of

*1: Stores the execution result of the subroutine program.
*2: Replaced by the value of the function device.
(8) Up to 16 nesting levels are possible with the $\operatorname{CALL}(P)$ instruction. However, this 16 levels is the total number of levels in the $\operatorname{CALL}(P), F C A L L(P), E C A L L(P), E F C A L L(P)$, and XCALL instructions.

(9) Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices which are turned ON during the execution of a subroutine program can be turned OFF by the execution of the FCALL(P) instruction.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The device specified for the argument cannot be secured for the data <br> size. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4210 | There is no subroutine program for the pointer specified in the CALL (P) <br> instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | After the CALL (P) instruction was executed, the END, FEND, GOEND, <br> or STOP instruction was executed prior to the RET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4212 | The RET instruction was executed prior to the CALL (P) instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4213 | The 17th nesting level was executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes a subroutine program with argument when X 20 is turned ON .

## [Ladder Mode]


[List Mode]


### 7.6.4

RET

## Basic Hilah manee Process Redundant Universal LCPU



## Function

(1) Indicates end of subroutine program
(2) When the RET instruction is executed, returns to the step following the CALL (P), FCALL (P), ECALL (P), EFCALL (P) or XCALL instruction which called the subroutine program.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4211 | After the CALL(P), FCALL (P), ECALL (P), EFCALL (P) or XCALL <br> instruction was executed, an END, FEND, GOEND, or STOP <br> instruction was excected prior to the RET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4212 | The RET instruction was executed prior to the CALL (P), FCALL (P), <br>  <br> ECALL (P), EFCALL (P) or XCALL instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

### 7.6.5 FCALL, FCALLP



## Function

(1) When FCALL $(P)$ is executed, the non-execution processing of the subroutine program of the pointer designated by Pn is performed.
$\left[\begin{array}{l}\text { The FCALL }(P) \text { instruction can execute subroutine programs designated by a pointer } \\ \text { within the same program file, and subroutine programs designated by common pointers. }\end{array}\right]$
(a) Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.

(b) The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:
OUT instruction Forced OFF
SET instruction
RST instruction
SFT instruction
Basic instructions
Application instructions
PLS instruction
Pulse generation
instruction (... P)

$\qquad$ Processing identical to when condition contacts are OFF

Present value of low speed/high speed timers. $\qquad$ 0
Present value of retentive timer Present value of counter

(2) The FCALL $(P)$ instruction is used in conjunction with the $\operatorname{CALL}(P)$ instruction.
(3) If the FCALL $(P)$ instruction is used in conjunction with the $\operatorname{CALL}(P)$ instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including P instructions).
In case the FCALL $(P)$ instruction is not used in conjunction with the CALL(P) instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.

(4) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (51) to (55) corresponding to the function device. The contents to the devices specified by (51) to (5s) are as indicated below.

P0

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :--- | :---: | :---: |
| $\cdot \mathrm{FX}$ | Bit device | 1 point |  |
|  | When Bit Designation has been Made for Word Device | 1 bit |  |
|  | When digit designation of a bit device is used*1 | 4 words | The upper 2 words of FD become 0. |
|  | Word device | 4 words | - |

*1: An error will not occur if the device number specified by (51) to (55) is not a multiple of 16 at the digit designation of the bit device. [Main routine program]

(5) The FCALL (P) instruction can use from (51) to (5).
(6) Up to 16 nesting levels are possible with the FCALL(P) instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The device specified for the argument cannot be secured for the data size. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4210 | The subroutine program of the pointer designated by the FCALL (P) instruction does not exist. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | After the CALL ( P ) instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the RET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4212 | The RET instruction was executed prior to the FCALL (P) instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4213 | The 17th nesting level is executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes a subroutine program with argument when X 20 is turned ON , and forces non-execution processing when X20 is turned from ON to OFF.
[Ladder Mode]
[List Mode]

[Operation]


### 7.6.6 ECALL, ECALLP



File name: Name of the program file to be called (character string)
Pn : Head pointer number of a subroutine program (Device name)
(51) to (55) : Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG: | Zn | Constants |  | Other P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| File name | - | $\bigcirc$ |  | - |  |  |  |  | $\bigcirc$ | - |
| Pn | - | - |  | - |  |  |  |  | - | $\bigcirc$ |
| (51) to (55) | (Other than F) | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - | - |

## Function

(1) Executes the subroutine program of the pointer designated by Pn in the designated program file name when the ECALL $(P)$ instruction is executed. The ECALL(P) instruction can be used to call a subroutine program that uses a local pointer from a different program file.

| [File name: MAIN] <br> Main routine <br> program | [File name: ABC] <br> Subroutine |
| :---: | :---: |

(2) Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.
(3) It is not necessary to designate the extension (.QPG) with the file name.
(Only .QPG files will be acted on.)
(4) When function devices (FX, FY, FD) are used by a subroutine program, specify a device corresponding to the function device with (51) to (55). The contents of the devices specified by (51) to (55) are as indicated below.

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices |  | Device | Data Size |
| :---: | :--- | :---: | :---: |

*1: An error will not occur even when the device number specified by (51) to (s5) is not a multiple of 16 at the digit designation of the bit device.
[Main routine program]

(6) The device used in the argument of the ECALL instruction should not be used in a subroutine program. If used, it will not be possible to obtain accurate calculations. (Refer to the following program example.)

## Incorrect operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D1 is used in the subroutine program.
[Program example]
[MAIN】

[ABC]

[Operation performed after subroutine program execution]

*1: Stores the execution result of the subroutine program.
*2: Replaced by the value of the function device.
*3: D1 does not reflect the value of the function device.

## Correct operation example

The following example shows the operation performed when D0 is specified for FD0 in the subroutine program and D4 is used in the subroutine program.
[Program example]
[MAIN]

[ABC]

[Operation performed after subroutine program execution]

(7) The numbers of the devices designated by the arguments in the ECALL(P) instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
(8) Up to 16 levels of nesting can be used with the $\operatorname{ECALL}(P)$ instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.

(9) Devices which are turned ON within subroutine programs will be latched even if the subroutine program is not executed. Devices turned ON during the execution of a subroutine program can be turned OFF by the EFCALL(P) instruction.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The specified file does not exist. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 2411 | The specified file cannot be executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The device specified for the argument cannot be secured for the data <br> size. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4210 | The subroutine program of the pointer specified by the ECALL (P) <br> instruction does not exist. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | After the ECALL (P) instruction was executed, the END, FEND, <br> GOEND, or STOP instruction was executed prior to the RET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4212 | The RET instruction was executed prior to the ECALL (P) instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4213 | The 17th nesting level is executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes program block PO of the program A-LINE when X20 is turned ON.
[Ladder Mode]
[MAIN]

[List Mode]



### 7.6.7

## EFCALL, EFCALLP




## Function

(1) When the EFCALL(P) instruction is executed, the non-execution processing of the subroutine program of the pointer designated by Pn is performed.

The EFCALL ( P ) can also be used to call a subroutine program that uses a local pointer from a different program file.
(a) Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.

| [File name: MAIN] | [File name: $A B C$ ] <br> Subroutine program |  |
| :---: | :---: | :---: |
| Main routine program |  |  |
| EFCALL "ABC" Pn | RET | Non-execution processing is executed when the command for the $\operatorname{EFCALL}(P)$ instruction is turned from ON to OFF. |

(b) The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

(2) The EFCALL ( P ) instruction is used in combination with the ECALL ( P ) instruction.
(3) If the $\operatorname{EFCALL}(\mathrm{P})$ instruction is used in conjunction with the $\operatorname{ECALL}(\mathrm{P})$ instruction, non-execution processing of a subroutine program is performed when the execution command is turned OFF, enabling forcible turning OFF of the OUT instruction and the PLS instruction (including P instructions).
In case the EFCALL(P) instruction is not used in conjunction with the ECALL $(P)$ instruction, non-execution processing of a subroutine program is not performed even if the execution command is turned OFF. Therefore, output status of the individual coil instructions remains unchanged.

[File Name: ABC.QPG]

(4) Only the file name of a program file stored in the drive 0 (program memory/internal RAM) can be designated for a file name.
(5) It is not necessary to designate the extension (.QPG) with the file name.
(Only .QPG files will be acted on.)
(6) When function devices (FX, FY, FD) are used by a subroutine program, specify a device corresponding to the function device with (51) to (55).

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :---: | :---: | :---: |
| - FX | Bit device | 1 point |  |
| - FY | When Bit Designation has been Made for Word Device | 1 bit |  |
| - FD | When digit designation of a bit device is used*1 | 4 words | The upper 2 words of FD become 0. |
|  | Word device | 4 words | - |

*1: An error will not occur even when the device number specified by (51) to (55) is not a multiple of 16 at the digit designation of the bit device.
[Main routine program]

$\rightarrow$ Occupies from D0 to D3 (Transfer to FD1).
$\rightarrow$ Occupies M0 (Transfer to FX0).
(7) (51) to (55) can be used with the EFCALL (P) instruction.
(8) The number of function devices used by subroutine programs must be identical to the number of arguments used by the EFCALL (P) instruction. Further, the function devices should be identical to the types of arguments used by the EFCALL $(P)$ instruction.
(9) Up to 16 levels of nesting can be used with the EFCALL $(P)$ instruction. However, this 16 levels is the total number of levels in the CALL(P), FCALL(P), ECALL(P), EFCALL(P), and XCALL instructions.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 2411 | The specified file cannot be executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The device specified for the argument cannot be secured for the data <br> size. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4210 | The subroutine program of the pointer specified by the ECALL (P) <br> instruction does not exist. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | After the EFCALL (P) instruction was executed, the END, FEND, <br> GOEND, or STOP instruction was executed prior to the RET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4212 | The RET instruction was executed prior to the EFCALL (P) instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4213 | The 17th nesting level is executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes a subroutine program with argument when XO is ON , and forces non-execution processing when X20 is turned from ON to OFF.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LD | $\times 20$ |  |  |
| 1 | ECALL | "A-LINE" PO | DO | $\times 0$ |
| 9 | EECALL | "A-LINE" PO | D0 | X0 |

Basic model QCPU: The serial number (first five digits) is "04122" or later.

XCALL


Pn : Head pointer number of a subroutine program (Device name)
(51) to (55): Number of the device to be passed as an argument to a subroutine program (bits, BIN 16 bits, BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | गा? |  | U\|GI: | Zn | ConstantsK, H | Other P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| P | - | - |  | - |  |  |  |  | $\bigcirc$ |
| (31) to (55) | (Other than F) | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) XCALL instruction executes the subroutine program and performs non-execution processing of the subroutine program.
(a) Execution of subroutine program

Executes each coil instruction according to ON/OFF status of the condition contacts.
(b) Non-execution of subroutine program

Performs the same processing for each coil instruction as when the condition contacts are OFF status. The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:
OUT instruction.................................................. Forced OFF
SET instruction
RST instruction
SFT instruction
Basic instructions
Application instructions
PLS instruction

| Pulse generation |
| :--- |
| instruction (... P) |
| Present value of low speed/high speed timers......... 0 |
| Present value of retentive timer |
| Present value of counter |$\quad \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ M a i n t a i n s ~ s t a t u s ~$

(2) Operation of XCALL instruction varies according to the CPU module type. The following program example shows the operation of XCALL instruction for each CPU module.

## [Program example]



## [ON/OFF timing of X0]

(1) Turning XOON
(3) Turning XO OFF
(OFF $\rightarrow \mathrm{ON}$ )
(2) During XO is $\mathrm{ON}^{* 2}$
(ON $\rightarrow$ OFF)

*2: $\quad$ Time during $X 0$ is $\mathrm{ON}(2)$ does not include the time when turning XO ON (1).

| Component | Operation of XCALL instruction |
| :---: | :---: |
| - Process CPU (serial No. of first 5 digits: 07031 or earlier) <br> - High performance model QCPU (serial No. of first 5 digits: 06081 or earlier) | 1) When XO is turned ON: Without process (Do not execute subroutine program of "P1".) <br> 2) During $X 0$ is $O N$ : Execute subroutine program of "P1". <br> 3) When X0 is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |
| - High performance model QCPU (serial No. of first 5 digits: 06082 or later) <br> - Process CPU (serial No. of first 5 digits: 07032 or later) | 1) Using SM734 (XCALL instruction executing condition designation) to select operation when X0 is turned ON. <br> - When SM734 is OFF: Without process (Do not execute subroutine program of "P1".) <br> - When SM734 is ON: Execute subroutine program of "P1". <br> 2) During $X 0$ is ON: Execute subroutine program of "P1". <br> 3) When $X 0$ is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |
| - Redundant CPU <br> - Basic model QCPU <br> - Universal model QCPU <br> - LCPU | 1) When $X 0$ is turned $O N:$ Execute subroutine program of "P1". <br> 2) During $X 0$ is $O N$ : Execute subroutine program of "P1". <br> 3) When $X 0$ is turned OFF: Perform "Non-execution processing" of subroutine program of "P1". |

(3) When function devices (FX, FY, FD) are used by a subroutine program, specify a device with (31) to (55) corresponding to the function device. The contents to the devices specified by (57) to (55) are as indicated below.

P0

(a) Prior to execution of the subroutine program, bit data is transmitted to FX, and word data is transmitted to FD.
(b) After the execution of the subroutine program, the contents of FY and FD are transmitted to the corresponding devices.
(c) The processing units for the function devices are as follows:

- FX, FY: Bits
- FD : 4-word units

The size of the data to be dealt with will differ depending on the device specified in the argument. The device specified as a function device should be secured for the data size. An error will occur if it cannot be secured for the data size.

| Function devices | Device | Data Size | Remark |
| :---: | :---: | :---: | :---: |
| - FX | Bit device | 1 point |  |
| - FY | When Bit Designation has been Made for Word Device | 1 bit |  |
| - FD | When digit designation of a bit device is used*3 | 4 words | The data size varies depending on the instruction to be used. |
|  | Word device | 4 words |  |

*3: An error will not occur even when the device number specified by (51) to (5) is not a multiple of 16 at the digit specification of the bit device.

## XCALL

[Main routine program]

(4) (51) to (55) can be used by the XCALL instruction.
(5) The number of function devices used by a subroutine program must be identical to the number of arguments in the XCALL instruction. Also, the function device and the type of XCALL argument should be identical.
(6) Device numbers specified in the argument of the XCALL instruction should not overlap. If they do overlap, it will not be possible to obtain accurate calculations.
(7) Up to 16 nesting levels can be used with the XCALL instruction. However, this 16 levels is the total number of levels in the $\operatorname{CALL}(\mathrm{P}), \mathrm{FCALL}(\mathrm{P}), \mathrm{ECALL}(\mathrm{P}), \operatorname{EFCALL}(\mathrm{P})$, and XCALL instructions.

(8) The device used for the argument of the XCALL instruction must not be used in a subroutine program. If used, it will not be possible to perform correct calculations.
(Refer to the following program example.)
The processing to be executed when D1 is used in a subroutine program with D0 designated for FD0 in a subroutine program is shown below.
[Program example]

[Operation performed after subroutine program execution]

Before the execution of subroutine program

 XCALL instruction

| D0 | 0 |
| :---: | :---: |
| D1 | 10 |
| D2 | 100 |
| D3 | 1000 |
|  |  |

$\left\{\begin{array}{|c|}\hline 0 \\ \hline 10 \\ \hline 100 \\ \hline 1000 \\ \hline\end{array}\right.$

*1: $\quad$ Stores the execution result of the subroutine program.
*2: Replaced by the value of the function device. D1 does not reflect the operation result in the subroutine program.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The device specified for the argument cannot be secured for the data <br> size. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4210 | There is no subroutine program for the pointer specified in the XCALL <br> (P) instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4211 | After the XCALL (P) instruction was executed, the END, FEND, <br> GOEND, or STOP instruction was executed prior to the RET instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4212 | The RET instruction was executed prior the XCALL (P) instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4213 | The 17th nesting level is executed. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes a subroutine program with argument when X 20 is turned ON .
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 20$ |  |
| 1 | XCALL | P0 | X0 |
|  | INC | D1 |  |
| 7 | FEND |  |  |
| 8 | PO |  |  |
| 9 | ${ }_{\text {S }}^{\text {S }}$ D | FXO |  |
| 10 | SET OUT | FY1 |  |
| 11 12 | OUT | Y1 |  |
| 13 | END |  |  |

Refer to Page 409, Section 7.6.10 for the COM instruction of the following CPU modules.

- Basic model QCPU of serial No. 04122 or later
- High Performance model QCPU of serial No. 04012 or later
- Process CPU of serial No. 07032 or later
- Redundant CPU
- Universal model QCPU
- LCPU



## Function

(1) Use the COM instruction for the following purposes.
(a) To reduce the time required to send/receive data to/from the remote I/O stations.
(b) To ensure data communication with a CPU module on another station when two CPU modules perform operations using different scan times.
(2) The processing of the COM instruction differs depending on the status (ON or OFF) of the special relay SM775.

- SM775 is OFF: Performs both auto refresh and communication with external devices. *1 *2
- SM775 is ON: Performs only communication with external devices.*1
*1: The following processing is performed in communication with external devices.
- Monitor processing of other stations
- Read processing by the serial communications module of the buffer memory of another intelligent function module
*2: The auto refresh includes the following processing:
- Refresh of MELSECNET/10H
- CC-Link refresh
- Auto refresh of intelligent function modules
(3) At the point of the execution of the COM instruction, the CPU module temporarily stops the processing of the sequence program, and performs the same operation as ordinary data processing as well as auto refresh of intelligent function modules (including link refreshes) at the END processing. However, the low speed cyclic refresh of MELSECNET/10 or MELSECNET/H is not performed.

(4) The COM instruction can be used in a sequence program any number of times. Note, however, that the scan time of the sequence program will increase by the time taken for communication with external devices and auto refresh (including link refresh) of intelligent function modules.
(5) Data communications using the COM instruction
(a) Example of data communications when COM instruction is not used

(b) Example of data communications when COM instruction has been used


1) When the COM instruction is used at the host station, it is possible to increase the number of data communication repetitions with the remote I/O station unconditionally, as shown in (b) above, and thus to speed up data communications.
2) In cases where the remote station scan time is longer than the scan time of the host station, the COM instruction used at the remote station side can avoid the occurrence of timing failure in which the data cannot be fetched, as shown in (a).
3) When the COM instruction has been used at the other station, a link refresh will be performed each time that station receives a command from the host station.

| - Step 0 | $\sim$ COM instruction | Link refresh can be performed |
| :--- | :--- | :--- |
| - COM instruction $\sim$ COM instruction | once in each of these intervals. |  |
| - COM instruction $\sim$ END instruction |  |  |

(6) If the scan time from the linked station is longer than the sequence program scan time at the host station, designating the COM instruction at the host station will not increase the speed of data communications.


Point ${ }^{P}$
The programs in which the COM instruction cannot be used are shown below:

- Low-speed execution type programs
- Interrupt programs
- Fixed scan execution type programs


## Operation Error

(1) There is no operation error in the COM instruction.

### 7.6.10 сом



- Basic model QCPU: The serial number (first five digits) is "04122" or later.
- High Performance model QCPU: The serial number (first five digits) is "04012" or later.
- Process CPU: The serial number (first five digits) is "07032" or later.
Refer to Page 407, Section 7.6.9. for the COM instruction of the following CPU modules.
- Basic model QCPU of serial No. 04121 or later
- High Performance model QCPU of serial No. 04011 or later
- Process CPU of serial No. 07031 or later

(1) The COM instruction is used to perform I/O refresh at any timing during execution of a sequence program.
(2) The following processing can be performed with the COM instruction.

| Processing item | QCPU | LCPU |
| :--- | :---: | :---: |
| I/O refresh | $\bigcirc$ |  |
| CC-Link refresh | $\bigcirc$ |  |
| CC-Link IE Controller Network refresh | $\bigcirc$ |  |
| CC-Link IE Field Network refresh | $\bigcirc{ }^{* 1}$ | $\times$ |
| MELSECNET/H refresh | $\bigcirc$ | $\bigcirc{ }^{* 2}$ |
| Auto refresh of intelligent function modules | $\bigcirc$ | $\times$ |
| Auto refresh using QCPU standard area of multiple CPU system | $\bigcirc$ | $\bigcirc$ |
| Reading input/output data of all modules other than the multiple CPU system group | $\bigcirc$ | $\times$ |
| Auto refresh using the multiple CPU high speed transmission area of multiple CPU system | $\bigcirc$ | $\times$ |
| Communication with display unit | $\times$ |  |
| Service processing (communication with programming tool, GOT, or other external devices) | $\bigcirc$ | $\times$ |

*1: Products with the first 5 digits of the serial No. "12012" or higher are applicable.
*2: Products with the first 5 digits of the serial No. "13012" or higher are applicable.

## Remark

The following processing is also performed during service processing.

- Monitor processing of other station
- Read of another intelligent function module buffer memory by the serial communication module
(3) All the processing items except I/O refresh are performed when SM775 is turned OFF.
(4) Selecting a processing item
(a) Select a processing item in SD778 and turn ON SM775.

The following table shows processing that can be specified in SD778 when SM775 is turned ON.

| Processing item | QCPU |  | LCPU |  |
| :---: | :---: | :---: | :---: | :---: |
|  | When SM775 is OFF | When SM775 is ON | When SM775 is OFF | When SM775 is ON |
| I/O refresh | Not executed | Whether to be executed or not can be selected. | Not executed | Whether to be executed or not can be selected. |
| CC-Link refresh | Executed |  | Executed |  |
| CC-Link IE Controller Network refresh |  |  | - |  |
| CC-Link IE Field Network refresh |  |  | Executed | Whether to be executed or not can be selected. |
| MELSECNET/H refresh |  |  | - | - |
| Auto refresh of intelligent function modules |  |  | Executed | Whether to be executed or not can be selected. |
| Auto refresh using QCPU standard area of multiple CPU system |  |  | - | - |
| Reading input/output data of all modules other than the multiple CPU system group |  |  | - | - |
| Auto refresh using the multiple CPU high speed transmission area of multiple CPU system |  |  | - | - |
| Communication with display unit | - | - |  |  |
| Service processing (communication with programming tool, GOT, or other external devices) | Executed | Whether to be executed or not can be selected. | Executed | executed or not can be selected. |

(b) Set an execution status for each processing in SD778.

Set an execution status for each bit of SD778 as shown below.
[ QCPU]

| Bit of SD778 | Executed | Not Executed |
| :--- | :---: | :---: |
| b0 to b6 | 1 | 0 |
| b15 | 0 | 1 |


CC-Link IE Controller Network, MELSECNET/H refresh
Auto refresh of intelligent function module
Auto refresh using QCPU standard area of multiple CPU system Reading inputs/outputs from the outside of the multiple CPU system group
Auto refresh using the multiple CPU high speed transmission area of multiple CPU system
CC-Link IE Field Network refresh
Service processing
(communication with programming tool, GOT, or other external devices)

## Example

To make only the send/receive processing with the remote I/O station faster, designate MELSECNET/H refresh only.
(Set only b2 and b15 of SD778 to 1 (SD778: 8004H).)

## Point ${ }^{\rho}$

Refresh between the multiple CPUs by the COM instruction is performed under the following condition.

- Receiving operation from other CPUs: When b4 of SD778 (auto refresh in the CPU shared memory) is 1.
- Sending operation from host CPU: When b15 of SD778 (execution status of service processing) is 0 .


## [ LCPU]

| Bit of SD778 | Executed | Not Executed |
| :--- | :---: | :---: |
| b0, b1, b3, b6, b14 | 1 | 0 |
| b15 | 0 | 1 |



## Example

To speed up processing of the display unit only, specify communication with the display unit only. (Write "1" to bits b14 and b15 of SD778 (SD778:C000 ${ }_{\mathrm{H}}$ ).)
(5) At the point of the execution of the COM instruction, the CPU module temporarily stops the processing of the sequence program, and performs specified processing.

(6) The COM instruction can be used in a sequence program any number of times.

However, note that the scan time of the sequence program will be lengthened by the time taken for the processing selected in SD778.
(7) Only with the Universal model QCPU and LCPU, interruption is enabled during the execution of the COM instruction. However, note that the data can be separated if the refresh data is used by an interrupt program etc.
(8) With the Built-in Ethernet port QCPU and LCPU, processing time may be increased if the service process was executed by the COM instruction while the built-in Ethernet ports are in Ethernet connection.

## Point ${ }^{\rho}$

1. The programs in which the COM instruction cannot be used are shown below:

- Low-speed execution type programs
- Interrupt programs
- Fixed scan execution type programs

2. For the redundant CPU, there are restrictions on use of the COM instruction. Refer to the manual below for details.

- QnPRHCPU User's Manual (Redundant System)


## Operation Error

(1) There is no operation error in the COM instruction.

### 7.6.11 ссом, ссомр



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



## Function

See Page 409, Section 7.6.10 for details about function.

## Operation Error

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | When the CCOM(P) instruction was executed in the QnUD(H)CPU <br> whose serial number (first five digits) is "10101" or earlier, an error <br> occurs. | - | - | - | - | - |

## Program Example

(1) Turning on M0 enables the program to execute the select refresh, while turning off MO disables the program to execute the select refresh.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM402 |  |
| 1 | MOV | H8004 | SD778 |
| 3 | SET | SM775 |  |
| 4 | LD | M0 |  |
| 5 | COOM |  |  |

### 7.6.12 IX, IXEND



## Function

(1) Performs index modification on all devices in the ladder up to the IXEND instruction after the IX instruction, using the index modification value specified in the index modification table. Refer to Page 416, Section 7.6.13 for how to configure an index modification table.
The configuration of the index modification table and the corresponding index register numbers are as shown below:

| (S)$\text { (S) }+1$ | Device name | Index register number | (S) +8$\text { (S) }+9$ | Device name | Index register number |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Modification value of timer $(\mathrm{T})$ | Z0 |  | Modification value of data register (D) | Z8 |
|  | Modification value of counter (C) | Z1 |  | Modification value of link register (W) | Z9 |
| (S) +2 | Modification value of input (X) | Z2 | $\begin{aligned} & \text { (S) }+10 \\ & \text { (S) }+11 \end{aligned}$ | Modification value of file register (R) | Z10 |
| (S) +3 | Modification value of output (Y) | Z3 |  | Modification value of buffer register I/O No. (U) | Z11 |
| (S) +4 | Modification value of internal relay (M) | Z4 | (S) +12 | Modification value of buffer register (G) | Z12 |
| (S) +5 | Modification value of latch relay (L) | Z5 | (S) +13 | Modification value of link direct device network No. (J) | Z13 |
| (S) +6 | Modification value of link relay (B) | Z6 | (S) +14 | Modification value of file register (ZR) | Z14 |
| (S) +7 | Modification value of edge relay (V) | Z7 | (S) +15 | Modification value of pointer (P) | Z15 |

[^5]
## IX, IXEND

(2) Index modification for device numbers is accomplished in the manner as below: By setting a modification value to each of the devices, the set modification values are added to the all device numbers of the devices used in the ladder between the IX and IXEND instructions. The program is executed using the index modified device numbers.


|  | Modification value |  |  |
| :---: | :---: | :---: | :---: |
| D100 | 8 | T | (Z0) |
| D101 | 5 | C | (Z1) |
| D102 | 2 | X | (Z2) |
| D103 | 10 | Y | (Z3) |
| D104 | 10 | M | (Z4) |
| D105 | 20 | L | (Z5) |
| D106 | 16 | B | (Z6) |
| D107 | 20 | V | (Z7) |
| D108 | 1 | D | (Z8) |



$$
\begin{array}{ll}
\text { Value "2" is added to X1 and X9. } & \rightarrow \text { Processed as X3 and X1B, respectively. } \\
\text { Value "10 (AH)" is added to Y24 and Y40. } & \rightarrow \text { Processed as Y2E and Y4A, respectively. } \\
\text { - Value "10" is added to M6 and M62. } & \rightarrow \text { Processed as M16 and M72, respectively. } \\
\text { - Value "16 (10H)" is added to B20. } & \rightarrow \text { Processed as B30. } \\
\text { - Value "8" is added to T495. } & \rightarrow \text { Processed as T498. } \\
\text { Value "5" is added to C270. } & \rightarrow \text { Processed as C275. } \\
\text { Value "1" is added to D0. } & \rightarrow \text { Processed as D1. }
\end{array}
$$

(3) Instructions such as the PLS, PLF, and P instructions, which are executed only once when input conditions have been established, cannot be index modified by using the IX to IXEND instruction loop.
(4) In cases where adding the modification value causes the device number to exceed the device range, accurate processing will not be conducted.
(5) Do not execute the IX or IXEND instructions during online program changes of sequence programs (write during RUN). Accurate processing will not be conducted if this happens.
(6) Modification values are preset for random word devices as BIN values, and the initial device number for which modification values have been set is designated by (s).
(7) Do not execute a scan execution type program and an interrupt program simultaneously between the IX and IXEND instructions.
(8) Whether the program will be expanded or a user needs to create the program is depending on your GPP function software package.
The index register should be added to the index modification ladder established with the IX and IXEND instructions. *2

*2: $\quad$ The value of Zn is returned to the previous Zn value before the execution of the $I X$ instruction after the IXEND instruction has been executed.

## Point ${ }^{P}$

1. When using the IX and IXEND instructions in both a normal sequence program and an interrupt sequence program, establish the interlock to avoid simultaneous execution. The interlock assumes the area between the IX and IXEND instructions in the normal sequence program as DI, disabling the interruption.
2. The IXDEV and IXSET instructions can be used to specify modification values. Refer to Page 416, Section 7.6.13 for details.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4231 | The IX and IXEND instructions are not used as a pair. After the IX instruction was executed, the END, FEND, GOEND, or STOP instruction was executed prior to the IXEND instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes the same ladder 10 times, while changing device numbers.

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |  |
| 1 | FMOV | K0 | D100 | K9 |
| 5 | FOR | K10 |  |  |
| 9 | LD | ${ }^{\text {D100 }}$ |  |  |
| 10 | OR | Y30Z3 |  |  |
| 11 | ANI | $\times 1022$ |  |  |
| 12 | OUT | Y30Z3 |  |  |
| 13 | SET | MOZ4 |  |  |
| 14 | + | D028 | D10Z8 |  |
| 17 | LD | T3Z0 |  |  |
| 18 | AND | C4Z1 |  |  |
| 19 | MOV | K1 | D40Z8 |  |
| 21 | IXEND |  |  |  |
| $\stackrel{22}{23}$ | $\begin{aligned} & \frac{C D}{B K} \\ & \end{aligned}$ | $\begin{aligned} & \text { SM400 } \\ & \text { D100 } \end{aligned}$ | K1 | D100 |
| 28 | NEXT |  |  |  |

## [Operation]



### 7.6.13 IXDEV, IXSET

High
pefformance
Process
Redundant

(S) : Head number of the devices where index modification data is stored (pointer only) P:. (Pointer)
(D) : Head number of the devices where index modification data will be stored (except a pointer) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants | Other P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | - |  | - |  |  |  |  | $\bigcirc$ |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

(1) The IXDEV and IXSET instructions are used to configure an index modification table used in the IX and IXEND instructions.
(2) The device offset value designated at the offset designation area is set at the index modification table designated by (D).
(3) The value 0 will be entered if no designation is made.
(4) Word devices are also indicated by contact (word device bit designation). Data register 10 (D10) is designated with D10.0.
(Any value from 0 to $F$ can be used for the bit number.)
(5) Designation is made according to the method described below. *1 (The symbol is where the offset value will be. The notation XX indicates random selection.)

*1: $\quad$ When using a basic model QCPU, the devices $R, U / G, J, Z R$ and $P$ cannot be used.
*2: Devices following J.j designate $\mathrm{B}, \mathrm{W}, \mathrm{X}$, or Y , and the offset value is also set in correspondence with this.
*3: When using a basic model QCPU, specify a dummy device number. (S) is P .].
(6) If two offsets for two identical types of device have been set in the offset designation area, the last value set will be valid.
(7) The IXDEV and IXSET instructions should be treated as a pair.
(8) Any value from 0 to 32767 is valid for $Z R$. (The offset value will be the remainder of the quotient of the designated device number divided by 32768 .)
(9) The dummy contacts in the offset specifying part are valid for only LD and AND located within the range of the IXDEVIXSET instructions. The IXDEV-IXSET instructions will not be executed if other instructions are described.

## Example



## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | LCPU

## Program Example

(1) The following program changes the modification values for input ( X ), output $(\mathrm{Y})$, data register ( D ) and pointer ( P ). When using a basic model QCPU, the devices $R, U / G, J, Z R$ and $P$ cannot be used.


### 7.7 Data Table Operation Instructions

### 7.7.1 FIFW, FIFWP

Basic
High Process

Redundant
Universal
LCPU

(S) : Data to be written into the table or the number of the device where the data is stored (BIN 16 bits)
(D) : Head number of the table (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U:..\|G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Stores the 16 -bit data designated by (S) in the data table designated by (D).

The number of data blocks stored in the table is stored at (D), and the data designated by © is stored in sequence from (D) +1 .

(2) The first time the FIFW instruction is executed, any values designated by (D) device should be cleared.
(3) The number of data blocks to be written in the data table and the data table range should be controlled by the user. [See Program Example (2)]

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The data table range exceeds the range of the corresponding device at the execution of the FIFW instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program stores the data at D 0 to the data table following R 0 when X 10 is turned ON .

## [Ladder Mode]

[List Mode]

[Operation]

(2) The following program stores the data at X20 to X2F to data table of D38 to D44 table when X1B is turned ON, and, if there are more than 6 data blocks to be stored, turns Y 60 ON and disables the FIFW instruction.
[Ladder Mode]
[List Mode]


| Step |  | Instruction |  |
| :---: | :--- | :--- | :---: |
| Device |  |  |  |
| 0 | LD> | De | D38 |
| 3 | OUT | K6 |  |
| 4 | LD | X1B |  |
| 5 | ANI | Y60 |  |
| 6 | FIFWP | K4X20 | D38 |
| 9 | END |  |  |
|  |  |  |  |
|  |  |  |  |

[Operation]

|  | Table |  |  | Table |
| :---: | :---: | :---: | :---: | :---: |
| D38 | 5 | Number of stored data blocks | D38 | 6 |
| D39 | 1000 |  | D39 | 1000 |
| D40 | 8100 | , | D40 | 8100 |
| D41 | 4321 |  | D41 | 4321 |
| D42 | 1234 | Data table range | D42 | 1234 |
| D43 | -123 |  | D43 | -123 |
| D44 | 0 |  | -D44 | 4444 |
| D45 | 0 |  | D45 | 0 |
| X20 to X2F | 4444 |  |  |  |

### 7.7.2 FIFR, FIFRP



Process
Redundant
Universa
LCPU

(S) : Head number of the devices where the data read from the table will be stored (BIN 16 bits)
(D) : Head number of the table (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U! 1 | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - |  |

## Function

(1) Stores the oldest data ( $(\mathbb{D}+1)$ input to the table designated by (D) at the device designated by (S).

After the execution of the FIFR instruction, the data in the table is all compressed up by one block.

(2) Users should attempt to avoid executing the FIFR instruction if the value stored at (D) is 0 . [See Program Example (1)]

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The FIFR instruction was executed when the value of (©) was 0. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The data table range exceeded the range of the corresponding device <br> at the execution of the FIFR instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program stores the R1 data from the table R0 to R7 at D0 when X10 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]


Number of stored data blocks

Data table
(2) The following program stores the data at D0 in the data table D38 to D43, and, when the table stores 5 data, stores the data at D39 of the data table in R0, when X1C is turned ON.

## [Ladder Mode]



## [List Mode]


[Operation]

7.7.3 FPOP, FPOPP

(S) : Head number of the devices where the data read from the table will be stored (BIN 16 bits)
(D) : Head number of the table (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J1. |  | UIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

(1) Stores the newest data input to the table designated by (D) at the device designated by © . After the execution of the FPOP instruction, the device storing the data read by the FPOP instruction is reset to 0 .

(2) Perform interlock to avoid executing the FPOP instruction when the value stored at © is 0 . [See Program Example (1)]

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> $\mathbf{Q 0 0 /}$ <br> $\mathbf{Q 0 1}$ | $\mathbf{Q n H}$ | $\mathbf{Q n P H}$ | $\mathbf{Q n P R H}$ | $\mathbf{Q n U}$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The FPOP instruction was executed when the value of (D) was 0. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The data table range exceeded the range of the corresponding device <br> at the execution of the FPOP instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program stores the data stored last in the data table R0 to R7 at D0 when X 10 is turned ON .
[Ladder Mode]

## [List Mode]




| Instruction |  | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & L N D= \\ & \text { ANDO } \\ & \text { FPOPP } \\ & \text { END } \end{aligned}$ | $\begin{aligned} & x_{10} \\ & \text { K1 } \\ & \text { D0 } \end{aligned}$ | R0 ${ }_{\text {R0 }}$ |

[Operation]

(2) The following program stores the data at D0 in the data table D38 to D43 when X1C is turned ON, and when the number of data stores in the table reaches 5 , turns X1D ON, and stores the data stored last in the data table to R0.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 1 \mathrm{C}$ |  |
| 1 | FIFWP | D0 | D38 |
| 4 | LD | X1D |  |
| 5 | AND= | D38 | K5 |
| 8 | FPOPP | RO | D38 |
| 11 | END |  |  |

[Operation]



## Function

## FDEL

(1) Deletes the nth block of data from the data table designated by (D), and stores it at the device designated by (S).

After the execution of the FDEL instruction, the data in the table following the deleted block is compressed forward by one block.


## FINS

(1) Inserts the 16-bit data designated by (S) at the nth block of the data table designated by (D).

After the execution of the FINS instruction, the data in the table following the inserted block is all dropped one position.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The FDEL or FINS instruction was executed when $\mathrm{n}=0$. <br> The FDEL instruction was executed when the value of (D) was 0 . | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The Nth position from (D) is larger than the number of data storage at the execution of the FDEL instruction. <br> The Nth position from (D) is larger than the "number of data storage +1 " at the execution of the FINS instruction. <br> The value of $n$ in the case of the FDEL, FINS instruction exceeds the device range of the table (D). <br> The data table range exceededs the range of the corresponding device at execution of the FDEL or FINS instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program deletes the second data from the table R0 to R7 and stores the deleted data at D0 when X10 is turned ON.
[Ladder Mode]

[List Mode]

[Operation]

(2) The following program inserts the data at D0 into the third position at the table R0 to R7 when X 10 is turned ON .
[Ladder Mode] [List Mode]


[Operation]


### 7.8 Buffer memory access instruction

7.8.1

FROM, FROMP, DFRO, DFROP

|  |  |  |  |  |  | icates |  | sym | FROM/DF |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | OM | 0 |  | and |  | $\mathrm{n} 1$ | n2 | (D) |  |  |
|  | ON | ROP |  |  | $\square \mathrm{P}$ | n1 | n2 | (D) | n3 |  |
| n1 : Head I/ <br> n2 : Head a <br> (D) : Head n <br> n3 : Numbe | ber of | gent fun emory where th read (B | module (BI data to be data will bits) | s) ${ }^{* 1}$ |  |  |  |  |  |  |
| Setting | Inte | vices | ZR |  |  | U 1 |  | Zn | Constants | Other |
| Data | Bit | Word |  | Bit | Word |  |  |  | K, H | U |
| n1 |  | $\bigcirc$ |  |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ |
| n2 |  | $\bigcirc$ |  |  |  | $\bigcirc$ |  |  |  | - |
| (D) |  | $\bigcirc$ |  |  |  | - |  |  |  | - |
| n3 |  | $\bigcirc$ |  |  |  | $\bigcirc$ |  |  |  | - |

*1: $\quad$ Specified with the upper three digits when the head I/O number is expressed in 4 hexadecimal digits.

## Function

## FROM

(1) Reads the data in n 3 words from the buffer memory address designated by n 2 of the intelligent function module designated by n 1 , and stores the data into the area starting from the device designated by (D).


## DFRO

(1) Reads the data in ( $n 3 \times 2$ ) words from the buffer memory address designated by $n 2$ of the the intelligent function module designated by n 1 , and stores the data into the area starting from the device designated by ©


## Point ${ }^{P}$

Data read from intelligent function modules is also possible with the use of an intelligent function module device. For the intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> $\mathbf{Q 0 0 /}$ <br> $\mathbf{Q 0 1}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 1402 | An error has been detected in an intelligent function module at the <br> execution of the instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 1412 | There has been no exchange of signals with an intelligent function <br> module at the execution of the instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 2110 | The I/O number specified in n1 is not for the intelligent function module. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of n3 points (2 $\times$ n3 points for the DFRO) from the device <br> specified in (D) exceeds the specified device range. <br> The address specified in n2 is outside the buffer memory range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program reads CH 1 digital output value of the Q68ADV at I/O numbers 040 to 04 F to D 0 when X 0 is turned on (reads data by one word from the buffer memory address 11).
[Ladder Mode]

## [List Mode]

(2) The following program reads the current feed value of axis 1 of the QD75P4 at I/O numbers 040 to 05F to D0 and D1 when X0 is turned on (reads data by two words from the buffer memory address 800).

## [Ladder Mode]

[DFROP H4 K800 DO K1

## [List Mode]

| Step |  | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- | :--- |
|  |  | LD | X0 |  |  |
| 1 | DFROP | H4 | K800 | D0 | K1 |
| 6 | END |  |  |  |  |

1. The value of $n 1$ is specified by the upper 3 digits of hexadecimal 4 digits which represent the head I/O number of an intelligent function module.

QCPU


LCPU

2. QCPU and LCPU establishe the automatic interlock of the FROM/DFRO instructions.

### 7.8.2 TO, TOP, DTO, DTOP


*1: $\quad$ Specified with the upper three digits when the head I/O number is expressed in 4 hexadecimal digits.

## Function

## TO

Writes the data stored in n 3 points starting from the device designated by (S) into the area starting from buffer memory address designated by n 2 of the intelligent function module designated by n 1 .


When a constant is designated to (S), writes the same data (value designated to (S) to the area of n3 words starting from the specified buffer memory. (S can be designated in the following range: - 32768 to 32767 or $0_{H}$ to $\mathrm{FFFF}_{\mathrm{H}}$.)


## DTO

Writes the data stored in $n 3 \times 2$ points starting from the device designated by © into the area starting from buffer memory address designated by n 2 of the intelligent function module designated by n 1 .


Intelligent function module


When a constant is designated to (s), writes the same data (value designated to (S) to the area of n $3 \times 2$ words starting from the specified buffer memory. (S) can be designated in the following range: -2147483648 to 2147483647 or $0_{\mathrm{H}}$ to FFFFFFFFF $_{\text {H. }}$.


Point ${ }^{9}$
Data write to intelligent function modules is also possible with the use of an intelligent function module device. For the intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1402 | An error has been detected in an intelligent function module at the execution of the instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 1412 | There has been no exchange of signals with an intelligent function module at the execution of the instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 2110 | The I/O number specified in n 1 is not for the intelligent function module. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of $n 3$ points $(2 \times n 3$ points for the DTO) from the device specified in (S) exceeds the specified device range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program sets "A/D conversion disabled" to the CH 1 and CH 2 of the Q68ADV at I/O numbers 040 to 04F when X0 is turned on (writes " 3 " to the buffer memory address 0 ).

## [Ladder Mode]

$\left.\begin{array}{lllllll} & \text { [TOP H4 } & \text { K0 } & \text { K3 } & \text { K1 }\end{array}\right]$

> [List Mode]

(2) The following program zeroes the positioning address/movement amount of axis 1 of the QD75P4 at I/O numbers 040 to 05F when X0 is turned on (writes 0 to the buffer memory addresses 2006 and 2007).
[Ladder Mode]

[List Mode]


Remark

1. The value of $n 1$ is specified by the upper 3 digits of hexadecimal 4 digits which represent the head I/O number of an intelligent function module.

QCPU


LCPU

2. QCPU and LCPU establishe the automatic interlock of the TO/DTO instructions.

### 7.9 Display instructions

7.9.1
PR


(S) : ASCII code or head number of the devices where the ASCII code is stored (character string)
(D) : Head number of the output module to which the ASCII code will be output (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:..\|G: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\triangle^{* 1}$ |  | - |  |  | $\bigcirc$ | $\bigcirc$ | - |
| (D) | (Only Y) | - |  | - |  |  | $\bigcirc$ | - | - |

Local devices and the file registers set for individual programs cannot be used.

## Function

(1) Outputs ASCII code stored in the device specified by © or ASCII code stored in the area startings from the device number to an output module specified by (D).
The number of characters output differs according to the ON/OFF status of SM701 (number of output characters selection).
(a) If SM701 is ON, characters 8 points (16 characters) from the device designated by © will be the target of the operation.

Device where ASCII code is stored

(b) If SM701 is OFF, everything from the device designated by (S) to the $00_{\mathrm{H}}$ code will be the target of the operation.

Device where ASCII code is stored

(2) The number of points used by the output module is 10 points from the $Y$ address designated by (D).
(3) Output signals from the output module are transmitted at the rate of 30 ms per character.

For this reason, the time required to the completion of the transmission of the designated number of characters ( n ) will be $30 \mathrm{~ms} \times \mathrm{n}(\mathrm{ms})$.
At 10 ms interrupt intervals, the PR instruction executes data output, strobe signal ON, and strobe signal OFF. The other instructions are executed continuously during a period between the above processings.
(4) In addition to the ASCII code, the output module also outputs a strobe signal ( 10 ms ON, 20 ms OFF) from the (D) +8 device.
(5) Following the execution of the PR instruction, the PR instruction execution flag (D) +9 device) remains ON until the completion of the transmission of the designated number of characters.
(6) The PR and PRC instructions can be used multiple times, but it is preferable to establish an interlock with the PR instruction execution flag (D +9 device) so that they will not be ON simultaneously.
(7) If the contents of the device in which ASCII codes are stored changes during the ASCII code output, the modified data after change will be output.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4101 | When SM701 is OFF, there is no $00_{H}$ code within the device range <br> specified in © S. | - | - | - | - | - |



## Program Example

(1) The following program converts the string "ABCDEFGHIJKLMNOP" to ASCII code when XO is turned ON and stores it from D0 to D7, and then outputs the ASCII code at D0 to D7 to Y14 to Y1D when X3 is turned ON.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | $\times 0$ |
| 8 | Stiov | "IJKLLMOP" |
| 15 17 | ${ }_{\text {MOPV }}$ | K0 $\times 3$ |
| 18 | PR | D0 Y14 |

[Timing Chart]


### 7.9.2 PRC



| PRC |  |  | Command |  |  | PRC | (S) | (D) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| : Head number of the device which prints the comment (Device name) |  |  |  |  |  |  |  |  |  |
| Setting Data | Internal Devices |  | R, ZR | गा. |  | UIG: | Zn | Constants | $\begin{gathered} \text { Other } \\ \text { P, I, J, U } \end{gathered}$ |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  | - | - | $\bigcirc$ |
| (D) | $\bigcirc$ (Only Y) | - |  | - |  |  | - | - | - |

## Function

(1) Outputs comment (ASCII code) at device designated by © to output module designated by (D).

The number of characters output differs according to the ON/OFF status of SM701.

- When SM701 is OFF: Comment is 32 characters
- When SM701 is ON : Comment is the upper 16 characters

The number of points used by the output module is 10 points from the Y address designated by (D).

[Timing Chart]

(2) Output signals from the output module are transmitted at the rate of 30 ms per character.

For this reason, the time required to the completion of the transmission of the designated number of characters will be 30 $\mathrm{ms} \times \mathrm{n}(\mathrm{ms})$.
At 10 ms interrupt intervals, the PRC instruction executes data output, strobe signal ON, and strobe signal OFF. The other instructions are executed continuously during a period between the above processings.

(3) In addition to the ASCII code, the output module also outputs a strobe signal ( $10 \mathrm{~ms} \mathrm{ON}, 20 \mathrm{~ms}$ OFF) from the (D) +8 device.
(4) Following the execution of the PRC instruction, the PRC instruction execution flag (© +9 device) remains ON until the completion of the transmission of the designated number of characters.
(5) The PRC instruction can be used multiple times, but it is preferable to establish an interlock with the PRC instruction execution flag (© +9 device) so that they will not be ON simultaneously.
(6) If no comments have been registered at the device designated by ©s, processing will not be performed.
(7) When a comment is read, SM720 turns ON for one scan after the instruction is completed. SM721 turns ON during the execution of the instruction.
The PRC instruction cannot be executed while SM721 is ON. If the attempt is made, no processing is performed.

## Point ${ }^{\circ}$

1. For device comments used with the PRC instruction, use comment files stored in the standard ROM or memory card. Comment files stored in the program memory cannot be used.
2. The comment file used by the PRC instruction is set at the "PLC File Setting" option in the PLC parameter dialog box. If no comment file has been set for use by the PLC file setting, it will not be possible to output device comments with the PRC instruction.
3. Do not execute the PRC instruction during an interrupt program. Otherwise, malfunction may occur.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The PRC instruction is executed while a comment is written during <br> RUN. | - | $\bigcirc$ | $\bigcirc$ | - | - |

## Program Example

(1) Program which outputs the comment of Y 60 to Y 30 to Y 39 when X 0 is turned ON .
[Ladder Mode]
[List Mode]


### 7.9.3 LEDR



| Setting Data | Internal Devices |  | R, ZR | J1. |  | UIG! | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

Resets the self-diagnosis error display so that annunciator display or operation can be continued.
With one execution of this instruction, either error display or annunciator is reset.
(1) Operation when self-diagnosis error is generated
(a) If the self-diagnosis error is one which allows continued operation.

If the self-diagnosis error being displayed is one that will allow continued operation of the CPU module, the "ERROR/ERR." LED or error indication is reset. It will be necessary to reset SM0, SM1, and SD0 at the user program, because they are not reset automatically.
Since the cause of the error displayed at this time has a higher priority over annunciator, no action for resetting the annunciator is taken.
(b) When a battery error is generated.

If the LEDR instruction is executed after the battery has been replaced, the "BAT. ARM/ BAT." LED at the front of the CPU module and the error display will be reset.
SM51 is also turned OFF at this time.
(2) Operations when an annunciator $(F)$ is ON .
(a) When the CPU module has no LED display

The following operations will be conducted when the LEDR instruction is executed:

1) "USER" LED flickers, and is turned OFF
2) The annunciators ( $F$ ) stored in SD62 and SD64 are reset, and the F numbers for SD65 to SD79 are moved up.
3) The data newly stored at SD64 is transmitted to SD62.
4) The data at SD63 is decremented by -1 . However, if SD63 is 0 , it remains 0 .


## LEDR

(b) For CPUs with an LED display at the front

The following operations will be conducted when the LEDR instruction is executed:

1) The $F$ number being displayed at the front of the CPU module will be reset.
2) "USER" LED flickers, and is turned off.
3) The annunciators (F) stored in SD62 and SD64 are reset, and the F numbers for SD65 to SD79 are compressed forwards.
4) The data newly stored at SD64 is transmitted to SD62.
5) The data at SD63 is decremented by -1 . However, if SD63 is 0 , it remains 0 .
6) The $F$ number being stored at SD62 is displayed at the LED display. However, if the value of SD63 is 0 , nothing will be displayed.


Remark

1. The defaults for the error item numbers set in special registers SD207 to SD209 and order of priority are given in the table below:

| Priority | Factor number <br> (Hexadecimal) | Meaning | Remarks |
| :---: | :---: | :--- | :--- |
| 1 | 1 | AC DOWN <br> SINGLE PS.DOWN <br> SINGLE PS.ERROR | Power supply cut <br> Redundant base unit power supply voltage drop (QCPU only) <br> Redundant power supply module fault (QCPU only) |
| 2 | 2 | UNIT VERIFY ERR. <br> FUSE BREAK OFF <br> SP. UNIT ERROR <br> SP. UNIT DOWN | I/O module verify error (QCPU only) <br> Blown fuse (QCPU only) <br> Special function module verify error (QCPU only) <br> Intelligent function module verification error <br> Intelligent function module error (LCPU only) |
| 3 | 3 | OPERATION ERROR <br> LINK PARA.ERROR <br> SFCP OPE. ERROR <br> SFCP EXE. ERROR | lOperation Errors] <br> Link parameter error (QCPU only) <br> SFC instruction operation error (QCPU only) <br> SFC program execution error (QCPU only) |
| REMOTE PASS.FAIL |  |  |  |
| SNTP OPE.ERROR |  |  |  |$\quad$| Remote password error (LCPU only) |
| :--- |
| SNTP error (LCPU only) |

2. If the highest priority is given to the annunciator, it can be reset with priority by the LEDR instruction. (Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU)

### 7.10 Debugging and failure diagnosis instructions

### 7.10.1 снкет, снк



CHKST

CHK


| Setting Data | Internal Devices |  | R, ZR | J.... |  | U:IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |

## Function

## CHKST

(1) The CHKST instruction is the instruction that starts the CHK instruction. If the command for the CHKST instruction is OFF, execution jumps from the CHK instruction to the next instruction. If the command for the CHKST instruction is ON, the CHK instruction is executed.


## CHK

(1) The CHK instruction is the instruction used for the bidirectional operation as shown on the following page to confirm the nature of the system failure.
(a) When the CHK instruction is executed, a failure diagnosis check is conducted with the designated check conditions, and if a failure is detected, SM80 is turned ON, and the failure number is stored at SD80 as a BCD value. The error code "9010" will be returned if a failure is detected.

The contact number where the failure was discovered is stored at the upper 3 digits of SD80 (see Page 442,
Section 7.10 .1 (3)), and the coil number where the failure was detected (see Page 442, Section 7.10 .1 (2)) is stored at the lower 1 digit of SD80.

At the detection of failure of

|  | At the detection of failure of <br> Contact No.: 62, Coil No.: 3 |
| :--- | :--- | :--- |
| Before the detection of failure |  |
| SM80 OFF |  |$\quad$ After the detection of failure

(b) The contact instruction prior to the CHK instruction does not control the execution of the CHK instruction, but rather sets the check conditions.

(c) A ladder such as the one shown below can be created to perform a cycle time over check for the system shown above:

(d) The following points should be taken into consideration when creating a ladder for use with the CHK instruction:

1) The contact numbers for the advance edge detection sensor and the retract edge detection sensor ( X . ) must always be continuous. Further, the contact number ( X ) for the advance edge detection sensor should be lower than that for the retract edge.
2) Controls for the advance edge detection sensor contact number ( X $(\mathrm{Y} \cdot \mathrm{j})^{* 1}$ are as follows:
When advance operation is in progress.....turn ON
When retract operation is in progress.........turn OFF
*1: Output $\left(\mathrm{Y}^{-j}\right)$ is treated as an internal relay, and cannot be output to an external device.

## CHKST, CHK

(2) Depending on the designated contact, the CHK instruction undergoes processing identical to that shown for the ladder below:

(3) Numbers 1 to 150 from the vertical bus on the left side have been allocated as contact numbers during failure detection.

(4) Reset SM80 and SD80 prior to forcing the execution of the CHK instruction.

After the execution of the CHK instruction, it cannot be performed once again until SM80 and SD80 have been reset. (The contents of SM80 and SD80 will be preserved until reset by user.)
(5) A CHKST instruction must be placed before the CHK instruction.

An error will be returned if an instruction other than the LD, LDI, AND or ANI instruction is used between the CHK instruction and the CHKST instruction.
(Error code: 4235)
(6) The CHK instruction can be written at any step of the program.

However, there is a limit in the number of uses of the CHK instruction.

- Can be used up to two places in all program files being executed.
- Can be used only one place in a single program file.

An error will be returned if the CHK instruction is used exceeding the number of uses specified above.
(Error code: 4235)
(7) Place LD and AND instructions prior to the CHK instruction to establish a check condition.

Check conditions cannot be set using other contact instructions.
If a check condition has been set with LDI or ANI, the processing for the check condition they specify will not be conducted.
However, contact numbers during failure detection can also be allocated to the LDI and ANI instructions.

(8) The failure detection method differs according to whether SM710 is ON or OFF.
(a) If SM710 is OFF, checks will be conducted of coil numbers 1 to 6 for each contact successively.

When the CHK instruction is executed, checks will be in order from coil No. 1 of contact No. 1, through coil No. 6, then move on to contact No. 2 and check the coils in order from No. 1.
The CHK instruction will be completed when coil No. 6 from contact No. $n$ has been checked.
(b) If SM710 is ON, checks will be conducted of contact numbers 1 through $n$, in coil number order.

When the CHK instruction is executed, checks will begin with the ladder for coil No. 1, in order from contact No. 1 until contact No. n, then move on to the coil No. 2 ladder and begin from contact No. 1.
The CHK instruction will be completed when a check has been made through contact No. n of coil No. 6.
(9) If more than one failure is detected, the number of the first failure detected will be stored. Failure numbers detected after this will be ignored.
(10) The CHK instruction cannot be used by a low speed execution type program. If a low speed execution type program has been set in a program file containing the CHK instruction, an operation error will be returned, and the CPU module operation will be suspended.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | LCPU

### 7.10.2 CHKCIR, CHKEND

1 When the GX Developer is used (High Performance model QCPU/Process CPU/Redundant CPU)


| Setting Data | Internal Devices |  | R, ZR | J..): |  | U:1G: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

## CHKCIR, CHKEND

(1) The check ladder pattern that will be used in the CHK instruction can be updated to any format desired. The actual failure checks are conducted with the CHKST and CHK instructions.
(2) Failure checks are conducted according to the check conditions designated by the CHK instruction and the ladder pattern described between the CHKCIR and CHKEND instructions.

## Remark

Refer to Page 440, Section 7.10.1 for more information on the CHKST and CHK instructions.

## Point ${ }^{\rho}$

To change the check format of the CHK instruction using the CHKCIR to CHKEND instructions, the user should create a ladder with index modification (ZO).
(a) The device numbers indicated at check conditions ( X 2 and X 8 in the figure below) will assume index modification values for the individual device numbers (with the exception of annunciators ( F )) described in the ladder patterns.

Example
X10 in the in the figure below would be as follows:
When corresponding to check condition X2 Processing performed by......X12 When corresponding to check condition X8 Processing performed by.....X18 $\}$

However, the order in which failure detection is executed differs depending on whether SM710 is ON or OFF.

1) If SM710 is OFF, checks will be conducted of coil numbers 1 through the end for each contact successively. [Ladder designated by CHKCIR to CHKEND] [Order of check by CPU module]

2) If SM710 is ON, checks will be conducted of contact numbers 1 through the end, in coil number order.
[Ladder designated by CHKCIR to CHKEND] [Order of check by CPU module]

(b) Failure checks check the ON/OFF status of OUT F by using the ladder pattern in the various check conditions. In all check conditions, SM80 will be turned ON if even one of the OUT F ${ }^{[-3}$ is ON in a ladder pattern.

Further, the error numbers (contact numbers and coil numbers) corresponding to the OUT F:..] which were found to be ON will be stored from SD80 in BCD order.
(c) The instructions that can be used in ladder patterns are as follows:

Contacts......LD, LDI, AND, ANI, OR, ORI, ANB, ORB, MPS, MPP, MRD, and comparative operation instructions Coil. $\qquad$ OUT F ${ }^{\text {-. }}$
(d) The following devices can be used for ladder pattern contacts:

Input (X), Output (Y)
(e) Only annunciators (F) can be used in ladder pattern coils.

However, since annunciators ( $F$ ) are used as a dummy, any value can be set for an annunciator ( $F$ ).
Further, they can overlap with no difficulties.
(f) ON/OFF controls can be performed without error if an annunciator (F) used during the execution of the CHK instruction has the same number as an annunciator ( $F$ ) used in some other context than the CHK instruction. They will be treated differently during the CHK instruction than they are in the different context.

## CHKCIR, CHKEND

(g) The annunciators ( F ) used in the CHK instruction do not actually turn ON/OFF. Even when they are monitored from an external device, the ON/OFF status cannot be checked.
(h) A ladder pattern can be created up to 256 steps.

Further, OUT F! ${ }^{[-j}$ can use up to 9 coils.
(3) Coil numbers for ladders designated with the CHKCIR through CHKEND instructions are allocated coil numbers from 1 to 9 , from top to bottom.

(4) The CHKCIR and CHKEND instructions can be written at any step in the program desired. It can be used in up to two locations in all program files being executed.
However, the CHKCIR and CHKEND instructions cannot be used in more than 1 location in a single program file.
(5) The CHKCIR and CHKEND instructions cannot be used in low speed execution type programs. If a program file in which the CHKCIR or CHKEND instruction is described is set as a low speed execution type program, an operation error will occur, and the High Performance model QCPU/Process CPU/Redundant CPU operation will be suspended.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4230 | The CHKEND instruction is not executed after the CHKCIR instruction. The CHKEND instruction is executed when no CHKCIR instruction has been executed. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4235 | The CHKCIR or CHKEND instruction appears three or more times in all program files. <br> The CHKCIR or CHKEND instruction appears two or more times in a single program file. <br> The CHKST and CHK instruction are used in a low speed execution type program. <br> There are 10 or more F instances in a ladder pattern. <br> The ladder pattern has 257 or more steps. <br> The device has been encountered which cannot be used in a ladder pattern. <br> Index modification has been conducted on the ladder pattern device. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |

### 7.11 Character string processing instructions

### 7.11.1 BINDA, BINDAP, DBINDA, DBINDAP

## High

performanc
Process
Redundan
Universa
LCPU
$\square$ indicates an instruction symbol of BINDA/DBINDA.

(S) : BIN data to be converted to ASCII (BIN 16/32 bits)
(D) : Head number of the devices where the conversion result will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | Jा? |  | U\|G! | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

## BINDA

(1) Converts the individual digit numbers of decimal notation of the BIN 16-bit data designated by (S) into ASCII codes, and stores the results into the area starting from the device designated by (D).
(S)
 $\square$

-Only when
SM701 is OFF

For example, if -12345 has been designated at (S), the following will be stored from (D) onward:
(S)


(2) The BIN data designated at (S) can be in the range from - 32768 to 32767 .
(3) The operation results stored at (D) are as follows:
(a) The sign " $20_{H}$ " will be stored if the BIN data is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " will be stored if it is negative.
(b) The sign " $20_{\mathrm{H}}$ " will be stored for the leading zeros of effective digits. (Zero suppression is conducted.) $\underbrace{0} 0 \underbrace{325}$
Number of significant digits
20 H is set
(c) The storage of data at devices specified by (D) +3 differs depending on the ON/OFF status of SM701 (output number of characters conversion signal).
When SM701 is OFF.....Stores "0"
When SM701 is ON ......Does not change

## DBINDA

(1) Converts the individual digit numbers of decimal notation of the BIN 32-bit data designated by © into ASCII codes, and stores the results into the area starting from the device designated by (D).

|  |  |  | 15---------- | 7------------ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | (D) | ASCll code for billions place | Sign |
| (S) +1 | (S) | (D) +1 | ASCII code forten-millions place | ASCl code for hundred-milions place |
| Upper 16 bits | Lower 16 bits | (D) +2 | ASCl code forrhundred-hlousands place | ASCII code for millions place |
| Upper 16 bits | Lower 16 bits | (D) +3 | ASCII code for thousands place | ASCll code for ten-housands place |
| BIN 32-bit data |  | (D) +4 | ASCII code for tens place | ASCII code for hundreds place |
|  |  | (D) +5 | 0 or 20 н | ASCll code for units place |
|  |  |  | Wh | Then SM701 is OFF -----0 |
|  |  |  | When SM701 is ON-----20 H |  |

For example, if the value - 12345678 has been designated by (S), the following would be stored into the area starting from (D):

| (S) +1 S | b15-------------b8b7-------------b0 |  |  |
| :---: | :---: | :---: | :---: |
|  | (D) | 20н (space) | 2D ${ }_{\text {H }}(-)$ |
|  | (D) +1 | 31н (1) | 20н (space) |
| (5) +1 | (D) +2 | 33H (3) | 32н (2) |
| 12345678 | (D) +3 | 35H (5) | 34 ${ }_{\text {н (4) }}$ |
|  | (D) +4 | 37\% (7) | 36 H (6) |
|  | (D) +4 | 0 or 20 H | 38H (8) |

(2) BIN data designated by © can be between -2147483648 to 2147483647 .
(3) The operations results stored at (D) will be stored in the following way:
(a) The sign " $20_{\mathrm{H}}$ " will be stored if the BIN data is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " will be stored if it is negative.
(b) The sign " $20_{\mathrm{H}}$ " will be stored for the leading zeros of effective digits. (Zero suppression is conducted.)

$$
\underbrace{00}_{20_{\mathrm{H}} \text { Number of significant digits }} 12034560
$$

(c) The data stored at the upper 8 bits of the device designated by (D) +5 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).
When SM701 is OFF.....Stores "0"
When SM701 is ON..... Stores " $20_{\mathrm{H}}$ "

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The range of the device specified in (D) exceeds the range of the <br> corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following example program uses the PR instruction to output the 16-bit BIN data W0 value by decimal to Y40 to Y48 as ASCII.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | ${ }_{\text {LS }}^{\text {L }}$ | SM400 |
| 2 | RST | SMO ${ }_{\text {WO }}$ |
| 2 | CINDAP | X0 DO |
| 6 | PR | D0 Y40 |
|  |  |  |

[Operation]
Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, the PR instruction will output ASCII code until $00_{\mathrm{H}}$ is encountered.

(2) The following program uses the PR instruction to output the decimal value of the 32-bit BIN data at W10 and W11 in ASCII code to Y40 to Y48.
[Ladder Mode]

[Operation]
Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, the PR instruction will output ASCII code until $00_{\mathrm{H}}$ is encountered.

7.11.2 BINHA, BINHAP, DBINHA, DBINHAP


(S) : BIN data to be converted to ASCII (BIN 16/32 bits)
(D) : Head number of the devices where the conversion result will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | Jा] |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

## BINHA

(1) Converts the individual digit numbers of hexadecimal notation of the BIN 16-bit data designated by (5) into ASCII codes, and stores the results into the area starting from the device designated by (D).
(S)

BIN 16-bit data
$\qquad$

(D) +1
(D) +2

Only when
SM701 is OFF

For example, if $02 \mathrm{~A} 6_{\mathrm{H}}$ has been designated by (S), it will be stored as follows:(D)
(S)


| (D) | 32н (2) | 30н (0) |
| :---: | :---: | :---: |
| (D) +1 | 36н (6) | 41н (A) |
| (D) +2 | 00H |  |

(2) The BIN data designated by (S) can be in the range from $0_{\mathrm{H}}$ to $\mathrm{FFFF}_{\mathrm{H}}$.
(3) The operation results stored at (D) are processed as 4-digit hexadecimal values.

For this reason, zeros which are significant digits on the left side of the value are processed as " 0 ". (No zero suppression is conducted.)
(4) The data to be stored at the device designated by (D)+2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).
When SM701 is OFF.....Stores " 0 "
When SM701 is ON......Does not change

## DBINHA

(1) Converts the individual digit numbers of hexadecimal notation of the BIN 32-bit data designated by © into ASCII codes, and stores the results into the area starting from the device designated by (D).


For example, if the value $03 \mathrm{AC} 625 \mathrm{E}_{\mathrm{H}}$ has been designated by ( S , it would be stored following ( © in the following manner:

(2) The BIN data designated by (S) can be in the range from $0_{H}$ to FFFFFFFFF $_{H}$.
(3) The operation results stored at (D) are processed as 8-digit hexadecimal values.

For this reason, zeros which are significant digits on the left side of the value are processed as " 0 ". (No zero suppression is conducted.)
(4) The data to be stored at the device designated by (D) +2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).
When SM701 is OFF.....Stores " 0 "
When SM701 is ON......Does not change

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The range of the device specified in (D) exceeds the range of the <br> corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program uses the PR instruction to output the hexadecimal value of the 16-bit BIN data at W0 in ASCII code to Y40 to Y48.
[Ladder Mode]
[List Mode]


| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
|  | Device |  |  |
| 0 | LD | SM400 |  |
| 1 | RST | SM701 |  |
| 2 | BINHAP | WO | DO |
| 5 | LD | XO |  |
| 6 | PR | DO | Y40 |
| 9 | END |  |  |

[Operation]
Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, The PR instruction will output ASCII code until $00_{H}$ is encountered.

(2) The following program uses the PR instruction to output the hexadecimal value of the 32-bit BIN data at W10 and W11 to Y40 to Y48.
[Ladder Mode]
[List Mode]


## [Operation]

Conducts ASCII output of Y40 to Y48 by using the PR instruction when X 0 goes ON .
Because SM701 is OFF, The PR instruction will output ASCII code until $00_{H}$ is encountered.

| b15-----------b8b7-------------b0 |  |  |  | PR |
| :---: | :---: | :---: | :---: | :---: |
|  | D0 | 42H (B) | 37\% (7) |  |
| W11 W10 | D1 | 43н (C) | 33н (3) |  |
| 7 B 3 C 581 FH | D2 | 38н (8) | 35н (5) |  |

## BCDDA, BCDDAP, DBCDDA, DBCDDAP

### 7.11.3 BCDDA, BCDDAP, DBCDDA, DBCDDAP


(s) : BCD data to be converted to ASCII (BCD 4 digits/8 digits)
(D) : Head number of the devices where the conversion result will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | Jा: |  | U\|GI | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

## BCDDA

(1) Converts the individual digit numbers of hexadecimal notation of the BCD 4-digit data designated by (S) into ASCII codes, and stores the results into the area starting from the device designated by (D).
(S)


(D) | ASCII code for hundreds place :ASCII code for thousands place |
| :---: |
| (D) |

(D) +1 ASCII code for units place ASCII code for tens place
(D) +2
Only when SM701 is OFF

For example, when " 9105 " is designated for (S), the results of the operation are stored into the area starting from (D) in the following manner:
(S)

(D)
(D) +1

| 31н(1) | 39н(9) |
| :---: | :---: |
| 35 H (5) | 30 H (0) |
| 00 H |  |

(2) The BCD data designated by (S) can be in the range of from 0 to 9999 .
(3) The results of calculation stored in the device (D). All zeros on the left side of the "Number of significant digits" are zerosuppressed.
$\underbrace{00}_{-2 H_{2}} \underbrace{50}_{\text {Number of significant digits }}$
(4) The data to be stored at the device designated by (D) +2 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).
When SM701 is OFF.....Stores "0"
When SM701 is ON......Does not change

## DBCDDA

(1) Converts the individual digit numbers of hexadecimal notation of the BCD 8-digit data designated by (S) into ASCII codes, and stores the results into the area starting from the device designated by (D).


For example, if the value 01234056 is designated by (S), the operation result would be stored following (D) in the following manner:


| (D) | 31н (1) | 20 H |
| :---: | :---: | :---: |
| (D) +1 | 33 H (3) | 32H (2) |
| (D) +2 | 30н (0) | 34н (4) |
| (D) +3 | 36н (6) | 35H (5) |
| (D) +4 | O0H |  |

(2) The BCD data designated by (S) can be in the range of 0 to 99999999.
(3) The results of calculation stored in the device (D. All zeros on the left side of the "Number of significant digits" are zerosuppressed.
$\underbrace{000} \underbrace{12098}$
$\underbrace{\text { Number of significant digits }}_{2 \mathrm{O}_{\mathrm{H}}}$
(4) The data to be stored at the device designated by (D) +4 differs depending on the ON/OFF status of SM701 (number of characters to output select signal).
When SM701 is OFF.....Stores "0"
When SM701 is ON......Does not change

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | During the operation of the BCDDA instruction, the data of © © is other than 0 to 9999 . <br> During the operation of the DBCDDA instruction, the data of (5) is other than 0 to 99999999 . | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified in (©) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program uses the PR instruction to convert BCD 4-digit data (the value at W0) to decimal, and outputs it in ASCII format to Y40 to Y48.
[Ladder Mode]
[List Mode]

[Operation]
Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, The PR instruction will output ASCII code until $00_{H}$ is encountered.

(2) The following program uses the PR instruction to convert BCD 8-digit data (the values at W10 and W11) to decimal, and outputs it in ASCII format to Y 40 to 48.
[Ladder Mode]


## [List Mode]


[Operation]
Conducts ASCII output of Y40 to Y48 by using the PR instruction when X0 goes ON.
Because SM701 is OFF, The PR instruction will output ASCII code until $00_{H}$ is encountered.

7.11.4 DABIN, DABINP, DDABIN, DDABINP

DABIN, DDABIN


Command
DABINP, DDABINP 〕 -

(S) : ASCII data to be converted to BIN value or head number of the devices where the ASCII data is stored (character string)
(D) : Head number of the devices where the conversion result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | Jा" |  | UIG | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

## Function

## DABIN

(1) Converts decimal ASCII data stored into the area starting from the device number designated by © into BIN 16-bit data, and stores it in the device number designated by (D).


For example, if the ASCII code "-25108 ${ }_{\mathrm{H}}$ " is specified for the area starting from (S), the conversion result is stored at (D) as shown below:
(2) The ASCII data designated by from (S) to (S) +2 can be in the range of from -32768 to 32767
(3) The sign " $20_{H}$ " will be stored if the BIN data is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " will be stored if it is negative. (If other than " $20_{\mathrm{H}}$ " and " $2 \mathrm{D}_{\mathrm{H}}$ " is set, it will be processed as positive data.)
(4) ASCII code can be set for each position within the range from " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ ".
(5) If the ASCII code set for individual positions is " $20_{\mathrm{H}}$ " or " $00_{\mathrm{H}}$," it will be processed as " $30_{\mathrm{H}}$ ".

## DDABIN

(1) Converts decimal ASCII data stored into the area starting from the device number designated by © into BIN 32-bit data, and stores it in the device number designated by (D).
(S) ASCII code for billions place Sign data
(S) +1 ASCII code for ten-millions place ASCIl code for hundred.-milions place
(S) +2 ASCll code for hundred-thousands place iASCII code for millions place
(S) +3 ASCII code for thousands place :ASCll code for ten-thousands place
(S) +4 ASCII code for tens place ASCll code for hundreds place
(S) +5 (Ignored) $\quad$ ASCII code for units place


BIN 32 bits

For example, if the ASCII code of $-1234543210_{H}$ is designated for the area starting from © , the operation result would be stored at (D) +1 and (D) in the following manner:

| (S) | 31н (1) | 2DH (-) |  |
| :---: | :---: | :---: | :---: |
| (S) +1 | 33н (3) | 32H (2) |  |
| (S) +2 | 35 ${ }^{\text {( }}$ (5) | 34 ${ }^{\text {(4) }}$ |  |
| (S) +3 | 33 H (3) | 34 ${ }^{\text {(4) }}$ |  |
| (S) +4 | 31H (1) | 32 H (2) |  |
| (S) +5 |  | 30 H (0) |  |

(2) The ASCII data designated by (S) to (S) +5 can be in the range of from -2147483648 to 2147483647.

Further, data stored at the upper bytes of (S) +5 will be ignored.
(3) The sign " $20_{\mathrm{H}}$ " will be stored if the BIN data is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " will be stored if it is negative. (If other than " $20_{\mathrm{H}}$ " and " $2 \mathrm{D}_{\mathrm{H}}$ " is set, it will be processed as positive data.)
(4) ASCII code can be set for each position within the range from " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ ".
(5) If the ASCII code set for individual positions is " $20_{\mathrm{H}}$ " or " $00_{\mathrm{H}}$," it will be processed as " $30_{\mathrm{H}}$ ".

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The ASCII codes specified in (s) to ©s +5 other than " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ ", " $20_{\mathrm{H}}$ ", or " $00_{\mathrm{H}}$ ". <br> The ASCII data specified in (s) to (s) +5 is outside the following ranges: When the DABIN instruction is used......-32768 to 32767 <br> When the DDABIN instruction is used...-2147483648 to 2147483647 | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The device specified in (5) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the decimal, 5-digit ASCII data and sign set at D20 through D22 to BIN values, and stores the result at D0.
[Ladder Mode] [List Mode]

[Operation]

(2) The following program converts the decimal, 10-digit ASCII data and sign set at D20 through D25 to BIN values and stores the result at D10 and D11.
[Ladder Mode]
[List Mode]

[Operation]


### 7.11.5 HABIN, HABINP, DHABIN, DHABINP

High
igh
Process
Redundan
Universal
LCPU
indicates an instruction symbol of HABIN/DHABIN.

(S) : ASCII data to be converted to BIN value or head number of the devices where the ASCII data is stored (character string)
(D) : Head number of the devices where the conversion result will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

## Function

## HABIN

(1) Converts hexadecimal ASCII data stored in the area starting from the device number designated by © into BIN 16-bit data, and stores it in the device number designated by (D).


BIN 16 bits

For example, if the ASCII code of $5 A 8 D_{H}$ is designated for the area starting from © $(S$, the operation result would be stored at (D) in the following manner:

(2) The ASCII data designated by (S) to (S) +1 can be in the range of from $0000_{\mathrm{H}}$ to $\mathrm{FFFF}_{\mathrm{H}}$.
(3) The ASCII codes can be in the range of " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ " and from " $41_{\mathrm{H}}$ " to " $46_{\mathrm{H}}$ ".

## DHABIN

(1) Converts hexadecimal ASCII data stored in the area starting from the device number designated by (S) into BIN 32-bit data, and stores it in the device number designated by (D).


For example, if the ASCII code of 5 CB807E $1_{H}$ is designated for the area starting from (s), the operation result would be stored at (D) +1 and (D) in the following manner:

| (S) | 43н (C) | 35 ${ }_{\text {H }}$ (5) | (D) +1 | (D) |
| :---: | :---: | :---: | :---: | :---: |
| (S) +1 | 38H (8) | 42н (B) | 5 |  |
| (S) +2 | 37н (7) | 30н (0) | + | 07Е |
| (S) +3 | 31н (1) | 45H (E) |  |  |

(2) The ASCII data designated by (S) to (S +3 can be in the range of from $00000000_{H}$ to FFFFFFFFF $_{H}$.
(3) The ASCII codes can be in the range of " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ " and from " $41_{\mathrm{H}}$ " to " $46_{\mathrm{H}}$ ".

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The ASCII codes specified in (s) to (s) +3 are other than "30 ${ }_{\mathrm{H}}$ to " $39_{\mathrm{H}}$ " and from " $41_{\mathrm{H}}$ " to " $46_{\mathrm{H}}$ ". | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified in (5) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the hexadecimal, 4-digit ASCII data set at D20 and D21 to BIN data, and stores the result at D0.
[Ladder Mode] [List Mode]


## [Operation]


(2) The following program converts the hexadecimal, 8-digit ASCII data set at D20 to D23 to BIN values, and stores the result at D10 and D11.
[Ladder Mode] [List Mode]


| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |

[Operation]


### 7.11.6 DABCD, DABCDP, DDABCD, DDABCDP



Process
Redundan
Univers
LCPU


## Function

## DABCD

(1) Converts decimal ASCII data stored in the area starting from device number designated by © into 4-digit BCD data, and stores at device number designated by (D).
(S)
b15

---- b8b7
8b7------- -- - - - b0
(S) +1 ASCII code for units place $\quad$ ASCII code for tens place

(D)


For example, if the ASCII code of $8765_{\mathrm{H}}$ is designated for the area starting from (s), the operation results would be stored at (D) in the following manner:
(S)
(S) +1

| 37\% (7) | 38н (8) |
| :---: | :---: |
| 35H (5) | 36н (6) |

$\longrightarrow$

(2) The ASCII data designated by (S) to (S) +1 can be in the range of from 0 to 9999.
(3) The ASCII code set at each digit can be in the range of from " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ ".
(4) If ASCII code for individual digits is " $20_{\mathrm{H}}$ " or " $00_{\mathrm{H}}$ ", it is processed as " $30_{\mathrm{H}}$ ".

## DDABCD

(1) Converts decimal ASCII data stored in the area starting from the device designated by © to 8-digit BCD data, and stores it into the area starting from the device designated by (D).
(S) ASCII code for millions place ASCII code for ten-millions place
(S) +1 ASCII code for ten-thousands place: ASCII code for hundred-thousands place
S +2 ASCII code for hundreds place, ASCII code for thousands place
(S) +3 ASCII code for units place ASCII code for tens place

Ten Milli- Hundred Ten Thou- Hund- Tens Units milli- ons thou- thou- sands reds place place ons place sands sands place place place place place

For example, if the ASCII code of $87654321_{\mathrm{H}}$ is designated for the area starting from (s), the operation results would be stored at (D) +1 and (D) in the following manner:

| (S) | 37\% (7) | 38н (8) |
| :---: | :---: | :---: |
| (S) +1 | 35 ( 5 ) | 36н (6) |
| (S) +2 | 33 ( 3 ) | 34н (4) |
| (S) +3 | 31н (1) | 32H (2) |

b31--b28627--b24b23-b20b19--b16b15--b12b11--b8b7--b4b3 --b0

$\underbrace{$| 8 | 7 | 6 | 5 |
| :--- | :--- | :--- | :--- |}$_{\text {(D) }+1} \underbrace{$| 4 | 3 | 2 | 1 |
| :--- | :--- | :--- | :--- |}$_{(\mathrm{D}}$

(2) The ASCII data designated at (S) to (S) +3 can be in the range of from 0 to 999999999 .
(3) The ASCII code set at each digit can be in the range of from " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ ".
(4) If ASClI code for individual digits is from " $20_{\mathrm{H}}$ " to " $00_{\mathrm{H}}$ ", it is processed as " $30_{\mathrm{H}}$ ".

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | A character other than 0 to 9 is put in the data of (s). | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified in © exceeds the range of the <br> corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the decimal ASCII data set from D20 to D22 to BCD 4-digit data, and outputs the results to Y 40 to Y 4 F .
[Ladder Mode]
$\left.\begin{array}{llll} & \text { [DABCDP } & \text { D20 } & \text { K4Y40 }\end{array}\right] \left\lvert\, \begin{aligned} & \text { Outputs the converted } \\ & \text { BCD value to a display device. }\end{aligned}\right.$
[List Mode]

| Step | Instruction | Device |  |
| :---: | :--- | :--- | :--- |
| 0 | LD | SM400 |  |
|  |  |  |  |
| 1 | DABCDP | D20 | K4Y40 |
| 4 | END |  |  |

[Operation]

(2) The following program converts the decimal ASCII data set at D20 to D23 into 8-digit BCD data, stores the result at D10 and D11, and also outputs it to from Y40 to Y5F.
[Ladder Mode]


## [List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| 年 | Device |  |  |
| 0 | LD |  |  |
| 1 | DDABCDP | SM400 |  |
| 4 | DMOV | D20 | D10 |
| 7 | END | D10 | K8Y40 |

[Operation]

7.11.7 COMRD, COMRDP

(S) : Head number of the devices where a comment to be read is stored (Device name)
(D) : Head number of the devices where the read comment will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants | Other BLIS, BLITR, BL, P, I, J, U |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  | - |  | $\bigcirc$ |
| (D) | - | $\bigcirc$ |  | - |  |  | - |  | - |

## Function

(1) Reads the comment at the device number designated by © , and stores it as ASCII code in the area starting from the device number designated by (D).


For example, if the comment for the device designated by © were "NO. $1 \sqcup$ LINE $\sqcup$ START," the operation results would be stored following (D) as follows:

(2) If no comment has been registered for the device specified by (s) despite the fact that the comment range setting is made, all of the characters for the comment are processed as "20H" (space).
(3) The device number plus 1 where the final character of (D) is stored differs depending on the ON/OFF status of SM701 (number of characters to output select signal).

When SM701 is OFF.....Does not change
When SM701 is ON......Stores "0"
(4) When a comment is read, SM720 turns ON for one scan after the instruction is completed.

SM721 turns ON during the execution of the instruction.
While $\operatorname{SM} 721$ is ON , the $\operatorname{COMRD}(\mathrm{P})$ instruction cannot be executed. If the attempt is made, no processing is performed.

## Point ${ }^{9}$

1. For device comments used with the $\operatorname{COMRD}(P)$ instruction, use comment files stored in the standard ROM or memory card.
Comment files stored in the program memory cannot be used.
2. Set the comment file used for the $\operatorname{COMRD}(P)$ instruction in "PLC file setting" in the PLC parameter dialog box. If the comment file to be used is not set in the PLC file setting, device comments cannot be output with the COMRD(P) instruction.
When a comment file is set in the "PLC File" tab of the PLC Parameter dialog box, but the file does not exist at power-on or reset, "FILESET ERROR" (error code: 2400) will occur.
3. The $\operatorname{COMRD}(P)$ instruction cannot be executed during the interrupt program.

No operation if executed

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The comment is not registered to the device number specified by (s). | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The device number specified by (D) is not a word device. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The range of the device specified by (D) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program stores the comments set at D100 into the area starting from W0 as ASCII when X1C is turned ON. [Ladder Mode]
 [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 1 2 5 | LD COMRDP END | X1C SM701 D100 WO |

[Operation]


## Caution

(1) The processing completes after several scans.
(2) The COMRD ( P$) / \mathrm{PRC}$ instruction is not executed if the start signal (execution command) of the COMRD(P)/PRC instruction is turned ON before completion of the instruction (while SM721 is ON). Execute the COMRD(P)/PRC instruction when SM721 is OFF.
(3) Two or more file comments cannot be accessed simultaneously.
(4) The following instructions cannot be executed simultaneously because they use SM721 in common.

| Instruction Name | ON During Execution | ON for One Scan After Completion | ON after Abnormal Completion |
| :--- | :--- | :--- | :--- |
| SP. FREAD <br> SP. FWRITE | SM721 | Designated by instruction. | (Device designated by instruction) +1 |
| PRC <br> COMRD |  | None |  |

(5) For the LCPU, when a comment file stored on an SD memory card is used, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON.
Even if the instruction is attempted to beit executed, the command will be ignored.

### 7.11.8 LEN, LENP


(S) : Character string or head number of the devices where the character string is stored (character string)
(D) : Number of the device where the length of detected character string will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jा? |  | UIG: | Zn | Constants <br> \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

## Function

(1) Detects length of character string designated by © and stores in the area starting from the device number designated by (D).

Processes the data from the device number designated by (s) to the device number storing " $00_{\mathrm{H}}$ " as a character string.


For example, when the value "ABCDEFGHI" is stored in the area starting from © , the value 9 is stored at (D).

| (S) | 42H (B) | 41н (A) |  |
| :---: | :---: | :---: | :---: |
| (S) +1 | 44н (D) | 43H (C) |  |
| (S) +2 | 46H (F) | 45H (E) |  |
| (S) +3 | 48\% (H) | 47\% (G) |  |
| (S) +4 | 00 H | 49H (I) |  |

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

$\left.$| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | $\mathbf{\text { LCPU }} \right\rvert\,$

## Program Example

(1) The following program outputs the length of the character string from D0 to Y 40 to Y 4 F as BCD 4 -digit values.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| 0 | LD | Device |  |
| 1 | LENP | SM400 |  |
| 4 | BCD | D0 | D10 |
| 7 | END | D10 | K4Y40 |
| [Operation] |  |  |  |


| b15------------b8b7---------------b0 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | 49н (I) | 4D ${ }^{\text {(M) }}$ |  | D10 |  | Y4F- |
| D1 | 53н (S) | 54 ( T ) |  | 10 | $\xrightarrow{B C D}$ conversio | 0010 |
| D2 | 42H (B) | 55\% (U) | "MITSUBISHI" <br> (Characters "ABC" that follow 00 H are ignored) |  | BCD | $B C D$ value |
| D3 | 53н (S) | 49н (1) |  |  |  |  |
| D4 | 49н (I) | 48 H (H) |  |  |  |  |
| D5 | 41н (A) | 00н |  |  |  |  |
| D6 | 42H (C) | 43н (B) |  |  |  |  |
| $\approx \sim$ |  |  |  |  |  |  |

### 7.11.9 STR, STRP, DSTR, DSTRP

- Basic model QCPU: The serial number (first five digits) is "04122" or later.
STR, DSTR
(51) : Head number of the devices where the digits numbers for the numerical value to be converted are stored (BIN 16 bits)
(52) : BIN data to be converted (BIN 16/32 bits)
(D) : Head number of the devices where the converted character string will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | Jut |  | U:..IG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |
| (12) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

## STR

(1) Adds a decimal point to the BIN 16-bit data designated by ©2) at the location designated by (S1), converts the data to character string data, and stores it in the area starting from the device number designated by (D).




| (D) | 31н (1) | 2D (-) |
| :---: | :---: | :---: |
| (D) +1 | 2Ен (.) | 32н (2) |
| (D) +2 | 00H | 33н (3) |

(52) $\square$
(2) The total number of digits that can be designated by (31) is from 2 to 8 .
(3) The number of digits that can be designated by (51) +1 as a part of the decimal fraction is from 0 to 5 . However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.
(4) BIN data in the range between -32768 and 32767 can be designated at (52).
(5) After conversion, character string data is stored at the device number (D) or later device number as indicated below:
(a) The sign " $20_{\mathrm{H}}$ " (space) will be stored if the BIN data is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " (minus sign) will be stored if it is negative.
(b) If the setting for the number of digits after the decimal fraction is anything other than " 0 ", " $2 \mathrm{E}_{\mathrm{H}}$ " (.) will automatically be stored at the position before the first of the specified number of digits.


If the number of digits in the decimal fraction part of the number is " 0 ", the ASCII code " $2 \mathrm{E}_{\mathrm{H}}$ " (.) will not be stored.
(c) If the total number of digits following the decimal fraction is greater than the number of BIN data digits, a zero will be added automatically and the number converted by shifting to the right, so that it would become "0. 0 .

(d) If the total number of digits excluding the sign and the decimal point is greater than the number of BIN data digits, " $20_{\mathrm{H}}$ " (space) will be stored between the sign and the numeric value.


If the number of BIN digits is greater, an error will be returned.
(e) The value $" 00_{\mathrm{H}}$ " is automatically stored at the end of the converted character string.

## DSTR

(1) Adds a decimal point to the BIN 32-bit data designated by (®2) at the location designated by (3), converts the data to character string data, and stores it following the device number designated by (D).

(2) The total number of digits that can be designated by (51) is from 2 to 13.
(3) The number of digits that can be designated by (31) +1 as a part of the decimal fraction is from 0 to 10.

However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.
(4) The BIN data that can be designated by (51) and (S2) +1 is within the range of from -2147483648 to 2147483647 .
(5) After conversion, character string data is stored at the device number following (D) as indicated below:
(a) The sign " $20_{\mathrm{H}}$ " (space) will be stored if the BIN data is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " (minus sign) will be stored if it is negative.
(b) If the setting for the number of digits after the decimal fraction is anything other than " 0 ", " $2 \mathrm{E}_{\mathrm{H}}$ " (.) will automatically be stored at the position before the first of the specified number of digits.


If the number of digits in the decimal fraction part of the number is " 0 ", the ASCII code " $2 \mathrm{E}_{\mathrm{H}}$ " (.) will not be stored.
(c) If the total number of digits following the decimal fraction is greater than the number of BIN data digits, a zero will be added automatically and the number converted by shifting to the right, so that it would become "0. 0

(d) If the total number of digits excluding the sign and the decimal point is greater than the number of BIN data digits, " $20_{\mathrm{H}}$ " (space) will be stored between the sign and the numeric value.
$\left.\begin{array}{l}\begin{array}{l}\text { Total number of digits } \\ \text { Number of digits } \\ \text { in decimal fraction } \\ \text { BIN data } \\ \hline-54 \\ -3\end{array} \\ \hline\end{array}\right\}$

If the number of BIN digits is greater, an error will be returned.
(e) The value " $00_{\mathrm{H}}$ " is automatically stored at the end of the converted character string.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The total number of digits specified by (51) is outside the following ranges: <br> When the STR instruction is in use...... 2 to 8 <br> When the DSTR instruction is in use.... 2 to 13 <br> The number of digits for a part of the decimal fraction specified by (s) <br> +1 is outside the following ranges: <br> When the STR instruction is in use...... 0 to 5 <br> When the DSTR instruction is in use... 0 to 10 <br> The relationship between the total number of digits specified by (51) and the number of digits in the decimal fraction specified by (51) +1 is not as follows : <br> Total number of digits $-3 \geqq$ Number of digits in the decimal fraction <br> The number of digits specified by (51) is smaller than the number of digits of the BIN data +2 specified by (®2) <br> ((Number of digits of (31) < Number of digits of the BIN data at (32) without a sign + number of digits of a sign (+ or -) + number of digits of decimal point (.)) | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the devices that store the character string specified in (1) exceeds the range of the corresponding device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the BIN 16-bit data stored at D10 when X0 is turned ON in accordance with the digit designation of D0 and D1, and stores the result from D20 to D23.
[Ladder Mode]

[List Mode]

[Operation]

(2) The following program converts the BIN 32-bit data stored at D10 and D11 when X 0 is turned ON in accordance with the digit designation of D0 and D1, and stores the result at from D20 to D26.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 1$ |  |
| 1 | DMOVP | K12345678 | D10 |
| 4 | MOVP | K12 D0 |  |
| 6 | MOVP | K9 D1 |  |
| 8 | DSTRP | D0 D10 | D2 |
| 12 | END | D0 Dio | D20 |

[Operation]


| D20 | 30 H (0) | 20н (space) |
| :---: | :---: | :---: |
| D21 | 30н (0) | 2Ен (.) |
| D22 | 32н (2) | 31н (1) |
| D23 | 34н (4) | 33н (3) |
| D24 | 36н (6) | 35 н (5) |
| D25 | 38н (8) | 37н (7) |
| D26 |  |  |

### 7.11.10 val, vaLp, dvaL, dvaLp


(s) : Character string to be converted to BIN data or head number of the devices where the character string is stored (character string)
(11) : Head number of the devices where the number of digits of the converted BIN data will be stored (BIN 16 bits)
(12) : Head number of the devices where the converted BIN data will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | गा: |  | U\|G: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (1) | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | - | - |
| (2) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

## Function

## VAL

(1) Converts character strings stored in the device numbers starting from that designated at © to BIN 16-bit data, and stores the number of digits and BIN data in (11) and (12).
For conversions from character strings to BIN, all data from the device number designated by (s) to the device number where $" 00_{\mathrm{H}}$ " is stored will be processed as character strings.


For example, if the character string "-123.45" is designated for the area starting from (s), the operation result would be stored at (11) and (12) in the following manner:
(S)

| (S) | 31+ (1) | 2D ${ }^{(-)}$ |
| :---: | :---: | :---: |
| (S) +1 | 33- (3) | 32н (2) |
| (S) +2 | 34 H (4) | 2Eн (.) |
| (S) +3 | OOH | 35 H (5) |




(2) The total number of characters that can be designated as a character string at (S) is from 2 to 8 .
(3) From 0 to 5 characters from the character string designated at (S) can become the decimal fraction part. However, this number must not exceed the total number of digits minus 3.
(4) The range of the numerical character string that can be converted to BIN value is from -32768 to 32767 , ignoring a decimal point.
Numerical value character strings, excluding the sign and the decimal point, can be designated only within the range from " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ ".
The value ignoring a decimal point means:

```
Example: "-12345.6" }->\mathrm{ "-123456"
```

(5) The sign " $20_{\mathrm{H}}$ " will be stored if the numerical value is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " will be stored if it is negative.
(6) " $2 \mathrm{E}_{\mathrm{H}}$ " is set for the decimal point.
(7) The total number of digits stored at (01) amounts to all characters expressing numerical values (including signs and decimal points).
The characters following the decimal point stored at (01)+1 include the number of characters from " $2 \mathrm{E}_{\mathrm{H}}$ " (.) onward.
The BIN data stored at ( ${ }^{(2)}$ ) is the character string ignoring the decimal point that has been converted to BIN data.
(8) In cases where the character string designated by © contains " $20_{\mathrm{H}}$ " (space) or " $30_{\mathrm{H}}$ " (0) between the sign and the first numerical value other than " 0 ", these " $20_{\mathrm{H}}$ " and " $30_{\mathrm{H}}$ " are ignored in the conversion into a BIN value.


## DVAL

(1) Converts the character string stored in the area starting from the device designated by © to BIN 32-bit data, and stores the digits numbers and BIN data in (11) and (12).
For conversions from character strings to BIN, all data from the device number designated by (s) to the device number where $" 00_{\mathrm{H}}$ " is stored will be processed as character strings.


Indicates the end of character string

(2) The total number of characters in the character string indicated by (S) is from 2 to 13.
(3) From 0 to 10 characters in the character string indicated by (S) can be the decimal fraction part. However, this number must not exceed the total number of digits minus 3.
(4) The range of the numerical character string that can be converted to BIN value is from -2147483648 to 2147483647, excluding the decimal point.
Numerical value character strings, excluding the sign and the decimal point, can be designated only within the range from " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ ".
(5) The sign " $20_{\mathrm{H}}$ " will be stored if the numerical value is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " will be stored if it is negative.
(6) $" 2 \mathrm{E}_{\mathrm{H}}$ " is set for the decimal point.
(7) The total number of digits stored at D1 amounts to all characters expressing numerical values (including signs and decimal points).
The characters following the decimal point stored at (11)+1 include the number of characters from " $2 \mathrm{E}_{\mathrm{H}}$ " (.) onward. The BIN data stored at (12) is the character string ignoring the decimal point that has been converted to BIN data.
(8) In cases where the character string designated by © contains " $20_{\mathrm{H}}$ " (space) or " $30_{\mathrm{H}}$ " (0) between the sign and the first numerical value other than " 0 ", these " $20_{\mathrm{H}}$ " and " $30_{\mathrm{H}}$ " are ignored in the conversion into a BIN value.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The number of characters in the character string specified by (51) is outside the following ranges: <br> When VAL instruction is in use........ 2 to 8 <br> When DVAL instruction is in use..... 2 to 13 <br> The number of characters in the decimal fraction portion of the character string specified by (s) is outside the following ranges: <br> When VAL instruction is in use........ 0 to 5 <br> When DVAL instruction is in use..... 0 to 10 <br> The total number of characters in the character string specified by (s) and the number of characters in the decimal fraction part stand in a relationship that is outside the following ranges: <br> Total number of characters $-3 \geqq$ Number of characters in the decimal fraction part <br> An ASCII code other than " $20_{\mathrm{H}}$ " or " $2 \mathrm{D}_{\mathrm{H}}$ " has been set for the sign. <br> An ASCII code other than " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ " or " $2 \mathrm{E}_{\mathrm{H}}$ " (decimal point) has been set as a digit for one of the individual numbers. <br> There has been more than one decimal points set in the value. <br> The converted BIN value exceeds the following ranges: <br> When the VAL instruction is in use........-32768 to 32767 <br> When the DVAL instruction is in use.....-2147483648 to 2147483647 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | No " $00_{H}$ " is set within the range from the device number specified by © to the last device number of the corresponding device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program reads the character string data stored from D20 to D22 as an integer, converts it to a BIN value, and stores it at DO when XO is ON .

## [Ladder Mode]

$\left.\begin{array}{llllll} & \text { [VALP } & \text { D20 } & \text { D10 } & \text { D0 } & \end{array}\right] \mid$
[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | x0 |  |  |
| 5 | VALP | D20 | D10 | D |

## [Operation]


(2) The following program reads the character string data stored from D20 to D24 as an integer, converts it to a BIN value, and stores it at DO when XO is ON.
[Ladder Mode]

## [List Mode]


[Operation]

| D20 | 37\% (7) | 20н (space) |
| :---: | :---: | :---: |
| D21 | 31н (1) | 39н (9) |
| D22 | 30н (0) | 30н (0) |
| D23 | 36н (6) | 2Ен (.) |
| D24 | 31н (1) | 31н (1) |
| D25 | $\mathrm{OOH}_{4}$ |  |
| Set 00H |  |  |



Set $00_{\mathrm{H}}$

### 7.11.11 ESTR, ESTRP

ESTR
ESTRP
(S1) : 32-bit floating decimal point data to be converted or head number of the devices where the data is stored (real number)
(S2) : Head number of the devices where display designation for the numerical value to be converted is stored (BIN 16 bits)
(D) : Head number of the devices where the converted character string will be stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | ${ }^{* 1}$ | $\bigcirc$ | - |
| (12) | - | $\bigcirc$ |  | - | - |  | - | - | - |
| (D) | - | $\bigcirc$ |  | - |  |  | - | - | - |

## Function

(1) Converts the 32-bit floating decimal point data designated by (51) to a character string according to the display designation specified by (32), and stores the result into the area starting from the device number designated by (D).
(2) The post-conversion data differs depending on the display designation designated by (22).

| (52) | 0 : Decimal point format <br> 1: Exponent format | The converted data differs depending on the format selected at \$2). |
| :---: | :---: | :---: |
| (32) +1 | Total number of digits | Setting is possible in the range from 2 to 24 |
| (32) +2 | Number of digits in decimal fraction |  |

## When using decimal point format



For example, in a case where there are 8 digits in total, with 3 digits in the decimal fraction part, and the value designated is -1.23456 , the operation result would be stored in the area starting from (D) in the following manner:

(a) The total number of digits that can be designated by (32) +1 is as shown below:

When the number of decimal fraction digits is " 0 "
$\qquad$ Number of digits (max.: 24 ) $\geqq 2$
When the number of decimal fraction digits is other than " 0 "
.........................Number of digits (max.: 24) $\geqq$ (Number of decimal fraction digits +3 )
(b) The number of digits of decimal fraction part that can be designated by (22)+2 is from 0 to 7 .

However, the number of digits following the decimal point must be smaller than or equal to the total number of digits minus 3.
(c) The converted character string data is stored at the area starting from the device number (D) as indicated below:

1) The sign " $20_{\mathrm{H}}$ " (space) will be stored if the 32-bit floating decimal point type real number is positive, and the sign " $2 \mathrm{D}_{\mathrm{H}}$ " (minus sign) will be stored if it is negative.
2) If the decimal fraction part of a 32-bit floating point real number data is out of the range of the digits of decimal fraction part, the lower decimal values will be rounded off.

3) If the number of digits following the decimal point has been set at any value other than " 0 ", " $2 \mathrm{E}_{\mathrm{H}}$ " (.) will automatically be stored at the position before the first of the specified number of digits.


If the number of digits in the decimal fraction part is " 0 ", the ASCII code " $2 \mathrm{E}_{\mathrm{H}}$ " (.) will not be stored.
4) If the total number of digits, excluding the sign, the decimal point and the decimal fraction part, is greater than the integer part of the 32 -bit floating point type real number data, " $20_{\mathrm{H}}$ (space)" will be stored between the sign and the integer part.

5) The value " $00_{\mathrm{H}}$ " is automatically stored at the end of the converted character string.

When using exponent format


For example, in a case where there are 12 digits is total, with 4 digits in the decimal fraction portion, and the value designated is -12.34567 , the operation results would be stored in the area starting from (D) in the following manner:

| (S2) | 1 |
| :---: | :---: |
| (S2) +1 | 12 |
| (S2) +2 | 4 |
|  |  |



32-bit floating-point real number
(a) The total number of digits that can be designated by ®2 $^{2}+1$ is as shown below:

When the number of decimal fraction digits is " 0 "
$\qquad$ .Number of digits (max.: 24 ) $\geqq 2$
When the number of decimal fraction digits is other than " 0 "
.........................Number of digits (max.: 24) $\geqq$ (Number of decimal fraction digits +7 )
(b) The number of digits of dicimal fraction part that can be designated by (22) +2 is from 0 to 7 .

However, the number of digits in the decimal fraction portion should be equal to or less than the total number of digits minus 7.
(c) The converted character string data is stored at the area starting from the device number (D) as indicated below:

1) If the 32-bit floating decimal point type real number data is positive in value, the sign before the integer will be stored as ASCII code " $20_{\mathrm{H}}$ " (space), and if it is a negative value, the sign will be stored as " $2 \mathrm{D}_{\mathrm{H}}$ " (-).
2) The integer portion is fixed to one digit.
$20_{\mathrm{H}}$ (space) will be stored between the integer and the sign.

3) If the decimal fraction part of the 32-bit floating point type real number is out of the range of the digits of the decimal fraction part, the lower decimal values will be rounded off.

4) If the number of digits of the decimal fraction part has been set at any value other than " 0 ", " $2 \mathrm{E}_{\mathrm{H}}$ " (.) will automatically be stored at the position before the first of the specified number of digits.

| (s2) | 1 |
| :---: | :---: |
| (22) +1 | 12 |
| (S2)+2 | 4 |

$$
\frac{(\text { S1) }+1}{-12.3} \frac{\text { (S1) }}{4567}
$$

$\qquad$

Number of digits
in decimal fraction (4)

- Automatically added

Total number of digits (12)

If the number of digits in the decimal fraction part of the number is " 0 ", the ASCII code " $2 \mathrm{E}_{\mathrm{H}}$ " (.) will not be stored.
5) The ASCII code " $2 \mathrm{C}_{\mathrm{H}}$ " (+) will be stored as the sign for the exponent portion of the value if the exponent is positive in value, and the code " $2 \mathrm{D}_{\mathrm{H}}$ " $(-)$ will be stored if the exponent is a negative value.
6) The exponent portion is fixed at 2 digits.

If the exponent portion is only 1 digit, the ASCII code " $30_{\mathrm{H}}$ " $(0)$ will be stored between the sign and the exponent portion of the number.

7) The value " $00_{\mathrm{H}}$ " is automatically stored at the end of the converted character string.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The (51) value is not within the following range: $0,2^{-126} \leqq \mid \text { (S1) } \mid<2^{128}$ <br> The format specified by (22) is other than 0 and 1. <br> The total number of digits specified by (2) +1 is outside the following ranges: <br> When using decimal point format <br> When the number of decimal fraction digits is "0" $\qquad$ Total number of digits $\geqq 2$ <br> When the number of decimal fraction digits is not "0" <br> .....Total number of digits $\geqq$ (Number of decimal fraction digits +3 ) <br> When using exponent format <br> When the number of decimal fraction digits is "0" $\qquad$ .Total number of digits $\geqq 6$ <br> When the number of decimal fraction digits is not " 0 " $\text { .....Total number of digits } \geqq \text { (Number of decimal fraction digits }+7 \text { ) }$ <br> The number of digits for the decimal fraction portion specified by (82) +2 is outside the following ranges: <br> When using the decimal point format $\text { .....Number of decimal fraction digits } \leqq \text { (Total number of digits }-3 \text { ) }$ <br> When using the exponent format $\text { .....Number of decimal fraction digits } \leqq \text { (Total number of digits }-7 \text { ) }$ <br> The value in more than 24 digits was specified. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the devices that store the character string specified in (0) exceeds the range of the corresponding device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The range of the device specified by (22) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is -0 , unnormalized number, nonnumeric, or $\pm \infty$. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the 32-bit floating point type real number data which had been stored at R0 and R1 in accordance with the conversion designation that is being stored at R10 to R12, and stores the result following D0 when X0 goes ON.
[Ladder Mode]
$\left.\begin{array}{llll} & \text { [ESTRP RO R10 } & \text { DO }\end{array}\right] \mid$

## [List Mode]

| Step | Instruction |  | Device |
| :---: | :--- | :--- | :---: |
| 0 | LD | X0 |  |
| 1 | ESTRP | R0 | R10 | D0

## [Operation]


(2) The following program converts the 32-bit floating decimal point type real number data which had been stored at D0 and D1 in accordance with the conversion designation that is being stored at R10 to R12, and stores the result following D10 when X1C goes ON.

## [Ladder Mode]

[List Mode]


## [Operation]

| R10 | 1 (exponent format) | Conversion format |
| :---: | :---: | :---: |
| R11 | 12 | Total number of digits |
| R12 | 4 | Number of digits |
|  |  | in decimal fraction |

$$
\begin{gathered}
\text { D1 } \\
0.0327 \\
\hline 4578 \\
\hline
\end{gathered}
$$


Space Number of digits in decimal fraction

Automatically stored

### 7.11.12 EVaL, evalp

## Basic

- Basic model "04122" or later.

(S) : Character string data to be converted to 32-bit floating decimal point real number data or head number of the devices where the character string data is stored (character string)
(D) : Head number of the devices where the converted 32 -bit floating decimal point real number data will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J.: |  | U:IG: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - | - |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - | $\bigcirc^{* 1}$ |  | - | - | - |

## Function

(1) Converts character string stored in the area starting from the device number designated by © to 32-bit floating point type real number, and stores result at device designated by (D).
(2) The designated character string can be converted to 32-bit floating point type real number data either in the decimal point format or the exponent format.

(a) When using decimal point format

(b) When using exponent format

(3) Excluding the sign, decimal point, and exponent portion of the result, 6 digits of the character string designated by (s) to be converted to a 32-bit floating decimal point type real number will be effective; the 7 th digit on later digit will be cut from the result.
(a) When using decimal point format

(b) When using exponent format



These are cut
(4) In the decimal point format, if " $2 \mathrm{~B}_{\mathrm{H}}$ " $(+$ ) is specified for the sign or if the designation of sign is omitted, conversion is made assuming a positive value.
If " $2 \mathrm{D}_{\mathrm{H}}$ " (-) is specified for the sign, the character string is converted assuming a negative value.
(5) In the exponent format, if " $2 \mathrm{~B}_{\mathrm{H}}$ " $(+)$ is specified for the sign in the exponent portion or if the designation of sign is omitted, conversion is made assuming a positive value.
If " $2 \mathrm{D}_{\mathrm{H}}$ " $(-)$ is specified for the sign in the exponent portion, the character string is converted assuming a negative value.
(6) In a case where the ASCII code " $20_{\mathrm{H}}$ (space)" or " $30_{\mathrm{H}}$ " ( 0 ) exists between numbers not including the initial zero in a character string specified by © , it will be ignored when the conversion is done.

(7) In a case where the ASCII code " $30_{H}(0)$ " exists between the character " $E$ " and a number in an exponent format character string, the $" 30_{\mathrm{H}}$ " would be ignored when the conversion is performed.

(8) If the " $20_{H}$ " (space) code is contained in the character string, the code is ignored in the conversion.
(9) Up to 24 characters can be set for a character string.

The codes " $20_{\mathrm{H}}$ " (space) and " $30_{\mathrm{H}}$ " ( 0 ) contained in the character string are also counted as a character.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The integer portion or the decimal fraction portion contains a character other than one in the range from " $30_{\mathrm{H}}$ " $(0)$ to " $39_{\mathrm{H}}$ " (9). <br> There are two or more " $2 \mathrm{E}_{\mathrm{H}}$ " (.) in the character string specified in (D). <br> The exponent portion contains the code (character) other than " $45_{\mathrm{H}}$ "(E), " $2 \mathrm{~B}_{\mathrm{H}}$ "(+), "45 $\mathrm{H}_{\mathrm{H}}$ "(E) or " $2 \mathrm{D}_{\mathrm{H}}$ "( ), or the string contains more than one exponent portion. <br> Data after conversion is not within the following range. <br> $0,2^{-126} \leqq \mid$ Data after conversion $\mid<2^{128}$ <br> The number of characters in the character string following (s) is either 0 or more than 24. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The code " $00_{\mathrm{H}}$ " does not appear in the range from (s) to the relevant device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the character string stored in the area starting from R 0 to a 32-bit floating decimal point type real number, and stores the result at D0 and D1 when X20 is turned ON.
[Ladder Mode]
[List Mode]


| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { LD } \\ & \text { EVALP } \end{aligned}$ | $\begin{array}{ll} \times 20 \\ \text { RO } & \\ \text { DO } \end{array}$ |

[Operation]


(2) The following program converts the character string stored in the area starting from D10 to a 32-bit floating decimal point type real number, and stores the result at D100 and D101 when X20 is turned ON.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :--- | :--- | :---: |
| 0 | LD |  |  |
| 1 | EVALP | X20 |  |
| 4 | END | D10 | D100 |
|  |  |  |  |
|  |  |  |  |

## [Operation]

| b15----------- b8b7------------ b0 |  |  | D101 D100 |
| :---: | :---: | :---: | :---: |
| D10 | 20H (space) | 20 H (space) |  |
| D11 | 2Ен(.) | 31н (1) |  |
| D12 | 33н (3) | 32н (2) |  |
| D13 | 35 (5) | 34н (4) | 1.234 5E-2 |
| D14 | 2Dн (-) | 45 H (E) |  |
| D15 | 32н (2) | $30 \mathrm{H}(0)$ |  |
| D16 |  |  |  |


7.11.13 ASC, ASCP

(S) : Head number of the devices where BIN data to be converted to a character string is stored (BIN 16 bits)
(D) : Head number of the devices where the converted character string will be stored (character string)
$\mathrm{n} \quad$ : Number of characters to be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U: IG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Converts the BIN 16-bit data stored in the area starting from the device designated by © to ASCII by treating the BIN data in hexadecimal representation. Then, stores the converted data into the area starting from the device designated by (D), for the number of characters specified by $n$.


| (S)$S+1$ | b15--b12b11--- b8b7--- b4b3--- b0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 1H | 2 H | 3 H | 4 H |
|  | 5 H | 6 H | 7H | 8H |
| (S) +2 | FH | Ен | DH | CH |
| (S) +3 | Ан | 9 H | BH | 6 H |


(2) The use of $n$ to set the number of characters causes the BIN data range designated by (S) and the character string
storage device range designated by (D) to be set automatically.

|  |  |  | 4 |
| :---: | :---: | :---: | :---: |
| (D) | 33н(3) | 34- (4) |  |
| (D) +1 | 31н(1) | 32н (2) | When " 15 " is set for n |
| (D) +2 | 37н (7) | 38н (8) |  |
| (D) +3 | 35 ${ }^{\text {(5) }}$ | 36н (6) |  |
| (D) +4 | 44н (D) | 43н (C) |  |
| (D) +5 | 46н (F) | 45\% (E) |  |
| (D) +6 | 42н (B) | 36н (6) |  |
| (D) +7 | 00H | 39н (9) |  |

(3) Processing will be performed accurately even if the device range where BIN data to be converted is being stored overlaps with the device range where the converted ASCII data will be stored.

| D11 | 4 H | 3H | 2H | 1H |
| :---: | :---: | :---: | :---: | :---: |
| D12 | 8H | 7H | 6 H | 5 H |
| D13 |  |  | Ан | 9 H |



| D10 | 32H | 31H |
| :---: | :---: | :---: |
| D11 | 34 | 33н |
| D12 | 36 H | 35 H |
| D13 | 38 | 37 H |
| D14 | 41H | 39H |

(4) If an odd number of characters has been designated by $n$, the ASCII code " $00_{\mathrm{H}}$ " will be automatically stored in the upper 8 bits of the final device in the range where the character string is to be stored.
When 5 characters have been designated by n .
(5) If the number of characters designated by n is " 0 ", conversion processing will not be conducted.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 4101 | The range for the number of characters designated by n following the <br> device number designated by (S exceeds the relevant device range. <br> The range for the number of characters designated by $n$ following the <br> device number designated by (D) exceeds the relevant device range. | - |  |  |  |  |

## Program Example

(1) The following program reads the BIN data being stored at D0 as hexadecimal values, converts them to a character string, and stores the result from D10 to D14 when X0 is turned ON.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X0 |  |  |
| 1 | ASCP | D0 | D10 | K10 |
| 5 | END |  |  |  |
|  |  |  |  |  |

[Operation]

| b15--b12b11---b8b7---- b4b3---- b0 |  |  |  |  | b15-----------b8b7-------------b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | С H | 7H | 2H | 9 H | D10 | 32H (2) | 39H (9) |
| D1 | OH | 5 H | $\mathrm{AH}^{\text {}}$ | FH | D11 | 43н (C) | 37\% (7) |
| D2 | OH | OH | 2H | 2H | D12 | 41н (A) | 46н (F) |
|  |  |  |  |  | D13 | $30 \mathrm{H}(0)$ | 35 ${ }_{\text {H (5) }}$ |
|  |  |  |  |  | $\Rightarrow$ D14 | 32H (2) | 32H (2) |

7.11.14 HEX, HEXP

(S) : Head number of the devices where a character string to be converted to BIN data is stored (character string)
(D) : Head number of the devices where the converted BIN data will be stored (BIN 16 bits)
n : Number of characters to be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | गाए |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |

## Function

(1) Converts the number of characters of hexadecimal ASCII data designated by $n$ stored in the area starting from the device number designated by (S) into BIN values and stores them in the area starting from the device number designated by (D).


For example, if the number 9 has been designated by n , the operation would be as follows:

(2) When the number of characters is specified for $n$, the range of characters designated by (S) as well as the device range designated by (D) in which the BIN data will be stored are automatically decided.
(3) Accurate processing will be conducted even in cases where the range of devices where the ASCII code to be converted is being stored overlaps with the range of devices that will store the converted BIN data.

(4) If the number of characters designated by $n$ is not divisible by $4, " 0$ " will be automatically stored after the designated number of characters in the final device number of the devices which are storing the converted BIN values.

| b15------------b8b7------------- ${ }^{\text {b }}$ |  |  |  | b15--b12b11---b8b7----b4b3---- b0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (S) | 32н(2) | 42н (B) | $\leadsto(\mathrm{D})$ | 1 | A | 2 | B |
| (S) +1 | 31н(1) | 41н (A) | $\Rightarrow$ (D) +1 | 0 | 0 | 0 | 8 |
| (S) +2 | 43 H (C) | 38 H (8) | $\square \square$ | Value " 0 " is automatically stored in the area outside the range of the designated number of characters. |  |  |  |
|  |  |  |  |  |  |  |  |

(5) If the number of characters designated by n is " 0 ", conversion processing will not be conducted.
(6) ASCII code that can be designated by © includes from " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ " and from " $41_{\mathrm{H}}$ " to " $46_{\mathrm{H}}$ ".

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | Characters other than those outside the hexadecimal character string (characters that are not in the range between " $30_{\mathrm{H}}$ " to " $39_{\mathrm{H}}$ " and " $41_{\mathrm{H}}$ " to "46 ${ }_{\mathrm{H}}$ ") have been set in the device specified by (S). | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (s) exceeds the range from (s) to (s) + the number of characters specified in $n$ (including (s). <br> The range of the device specified by (D) exceeds the range from (D) to (D) + the number of characters specified in n (including (D)). n is negative. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the character string being stored from D0 to D4 to BIN data and stores the result from D10 to D14 when X0 goes ON.
[Ladder Mode]


## [List Mode]



## [Operation]



### 7.11.15 RIGHT, RIGHTP, LEFT, LEFTP

$\square$ indicates an instruction symbol of RIGHT/LEFT.
RIGHT, LEFT


RIGHTP, LEFTP $\uparrow$

(S) : Character string or head number of the devices where the character string is stored (character string)
(D) : Head number of the devices where the character string consisting of n characters starting from the right or left of (S) will be stored (character string)
$\mathrm{n} \quad$ : Number of characters to be extracted (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jul |  | U:IG: | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - | - |

## Function

## RIGHT

(1) Stores $n$ number of characters from the right side of the character string (the end of the character string) being stored in devices starting from that whose number is designated by (S), in devices starting from that whose number is designated by (D).
b15--------------b8b7-------------- b0
ASCll code for the 2nd character ASCll code for the 1st character

(S) | ASCll code for the 2nd character | ASCll code for the 1st character |
| :--- | :--- |

(S) +


When $\mathrm{n}=5$

| $\begin{aligned} & (S) \\ & (S)+1 \end{aligned}$ |  | 41н (A) | (D) | b15-------------b8b7--------------b0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 42H (B) |  |  |  |  |
|  | 44н (D) | 43H (C) |  | 32H (2) | 31н(1) |
| (S) +2 | 46н (F) | 45H (E) | D) +1 | 34н (4) | 33н (3) |
| (S) +3 | 32н (2) | 31н (1) | (D) +2 | OOH | 35 ${ }^{\text {(5) }}$ |
| (S) +4 | 34 ${ }^{\text {(4) }}$ | 33H (3) |  |  |  |
| (S) +5 | 00h | 35 H (5) | ASCII code for | charact |  |

(2) The NULL code $\left(\mathrm{OO}_{\mathrm{H}}\right)$ indicating the end of the character string is automatically appended at the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
(3) If the number of characters designated by n is " 0 ", the NULL code $\left(00_{\mathrm{H}}\right)$ will be stored at (D).

## RIGHT, RIGHTP, LEFT, LEFTP

## LEFT

(1) Stores n number of characters from the left side of the character string (the beginning of the character string) being stored in devices starting from that whose number is designated by (S), in devices starting from that whose number designated by © .


When $\mathrm{n}=7$

(2) The NULL code $\left(0_{\mathrm{H}}\right)$ indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
(3) If the number of characters designated by $n$ is " 0 ", the NULL code $\left(00_{H}\right)$ will be stored at (D).

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The value of $n$ exceeds the number of characters specified by (S). <br> The range of the device specified by (D) exceeds the range from (D) to (D) <br> + the number of characters specified in $n$ (including (D). | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program stores 4 characters of data from the rightmost of the character string stored in the area starting from R0, and stores it into the area starting from D0 when X0 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

(2) The following program stores the number of characters corresponding to the value being stored in D0 from the left of the character string data being stored at D100 to the area starting from R10 when X1C is turned ON.
[Ladder Mode]
[List Mode]
$\left.\begin{array}{llllll}\mathrm{X1C} & \text { [LEFTP } & \text { D100 } & \text { R10 } & \text { DO } & \end{array}\right] \mid$

| Step | Instruction |  | Device |  |
| :---: | :--- | :--- | :--- | :--- |
| 0 | LD | X1C |  |  |
| 1 | LEFTP | D100 | R10 | D0 |
| 5 | END |  |  |  |
|  |  |  |  |  |

[Operation]


### 7.11.16 MIDR, MIDRP, MIDW, MIDWP



LCPU

(51) : Character string or head number of the devices where the character string is stored (character string)
(D) : Head number of the devices where a character string data obtained as the result of operation will be stored (character string)
(S2) : Head number of the devices where the location of the first character and the number of characters will be stored (BIN 16 bits)

- (52) : Position of first character
- (52) +1: Number of characters

| Setting Data | Internal Devices |  | R, ZR | J: |  | U:IG: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (10) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

## Function

## MIDR

(1) Extracts the character string data of (22) +1 characters, starting from the position designated by (82), counted from the left end of the character string data designated by (31), and stores the extracted data into the area starting from the device designated by (D).


## MIDR, MIDRP, MIDW, MIDWP

(2) The NULL code $\left(00_{\mathrm{H}}\right)$ indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
(3) No processing will be conducted if the number of characters designated by (82) +1 is " 0 ".
(4) If the number of characters designated by (22 +1 is " -1 ", stores the data up to the final character designated by (S) starting from the device designated by (D).


## MIDW

(1) Extracts the character string data of (S2) +1 characters, starting from the left end of the character string data designated by (51), and stores the extracted data to the character string data designated by (D) in the area starting from the position designated by (32) from the left end.

(2) The NULL code $\left(0_{\mathrm{H}}\right)$ indicating the end of the character string is automatically added to the end of the character string. Refer to Page 90, Section 3.2.5 for the format of the character string data.
(3) No processing will be conducted if the number of characters designated by (22) +1 is " 0 ".
(4) If the number of characters designated by (22) +1 exceeds the final character from the character string data designated by (D), data will be stored up to the final character.


Position counted from the left end of character string data designated by (D)
Number of characters counted from the left end of character string data designated by (\$1)
(5) If the number of characters designated by (22) +1 is " -1 ", stores the data up to the final character designated by (51) to the area starting from the device designated by (D).

| (S1) | 31н (1) | 30\% (0) |
| :---: | :---: | :---: |
| (S1) +1 | 33 (3) | 32 H (2) |
| (S1) +2 | 35 (5) | 34н (4) |
| (S1) +3 | 00H |  |


|  | Before execution -----b8b7 |  |
| :---: | :---: | :---: |
| (D) | 42н (B) | 41н (A) |
| (D) +1 | 44н (D) | 43н (C) |
| (D) +2 | 46н (F) | 45H (E) |
| (D) +3 | 48H (H) | 47H(G) |
| (D) +4 | 4Ан (J) | 49н (I) |
| (D) +5 | 00H | 4Вн (K) |
| "ABCDEFGHIJK" <br> After execution |  |  |

(S2) +1 | 2 |
| ---: |
|  |
|  |

Position counted from the left

|  | After execution -----b8b7 |  |
| :---: | :---: | :---: |
| (D) | 30н (0) | 41н (A) |
| (D) +1 | 32н (2) | 31н (1) |
| (D) +2 | 34H (4) | 33н (3) |
| (D) +3 | 48н (H) | 35 ( 5 ) |
| (D) +4 | 4Ан (J) | 49H (1) |
| (D) +5 | OOH | 4Bн (K) |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.
For MIDR instruction

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The value of (52) exceeds the number of characters specified by (51). <br> The (22)+1 number of characters from position (D) exceeds the (D) device range. <br> The (32) +0 value is 0 . <br> " $00_{\mathrm{H}}$ " does not exist in the devices specifed by (51). | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## MIDR, MIDRP, MIDW, MIDWP

For MIDW instruction

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The value of (22) exceeds the number of characters specified by (ㄷ). The (22 +1 value exceeds the number of characters for (31). <br> The (2) +0 value is 0 . <br> " $00_{\mathrm{H}}$ " does not exist in the devices specifed by (51). | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program stores the 3rd character through the 6 th character from the left of the character string stored in the area starting from D10 at devices starting from D0 when X0 is turned ON.
[Ladder Mode]
[List Mode]

[Operation]

| D10 | 41н (A) | 42н (B) |
| :---: | :---: | :---: |
| D11 | 31н (1) | 32н (2) |
| D12 | 46н (E) | 33 н (3) |
| D13 | 00H | 45 ${ }^{\text {(D) }}$ |

$\qquad$


| $R 0$ | 3 |
| :--- | :--- |
|  | 4 |

(2) The following program stores 4 characters of the character string data stored in the area starting from D0 into the area starting from the 3rd character from the left of the character string data in the area starting from D100 when X0 is turned ON.
[Ladder Mode]

## [List Mode]



| Instruction |  | Device |
| :---: | :---: | :---: |
|  | $\begin{aligned} & x_{0} \\ & D 0 \end{aligned}$ | D100 |

## [Operation]

| D0 | 31н (3) | 32н (2) |
| :---: | :---: | :---: |
| D1 | 45 ${ }^{\text {(E) }}$ | 46н (F) |
| D2 | 33н (3) | 30н (0) |
| D3 | 00H |  |



| Before execution |  |  |
| :---: | :---: | :---: |
| b15------------b8b7------------ b0 |  |  |
| D100 | 53н (S) | 55\% (U) |
| D101 | 59н (Y) | 43н (C) |
| D102 | 31н (1) | 5Ан (Z) |
| D103 | 42н (B) | 30н (0) |
| D104 | 00H |  |
| "USCYZ10B" |  |  |
| After execution |  |  |
| b15------------b8b7------------ b0 |  |  |
| D100 | 53H (S) | 55\% (U) |
| D101 | 31н (1) | 32н (2) |
| D102 | 45 ${ }^{\text {(E) }}$ | 46н (F) |
| D103 | 42н (B) | 30н (0) |
| D104 | 00h |  |
| "US21FE0B" |  |  |

7.11.17 instr, INSTRP

(s1) : Character string to be searched or head number of the devices where the character string to be searched is stored (character string)
S2) : Character string in which a search is performed or head number of the devices where the character string is stored (character string)
(D) : Head number of the devices where the result of search will be stored (BIN 16 bits)
$\mathrm{n} \quad$ : Location to start the search (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J |  | UIG: | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | $\bigcirc$ | - |
| (12) | - | $\bigcirc$ |  | - |  |  |  | - | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - | - |

## Function

(1) Searches for the character string data designated by (51) in the area starting from the nth character from the left of the character string data designated by (s2) and stores the result of search at the device designated by (D).

As the result of search, the location of match, counted in the number of characters from the first character of the character string data designated by (52), is stored.
When $\mathrm{n}=3$

| (52) | 42н (B) | 41H (A) | Searches from the <br> $\leftarrow$-3rd character <br> $\leqslant$ 5th character from the first character |
| :---: | :---: | :---: | :---: |
| (52) +1 | 44н (D) | 43H (C) |  |
| (52) +2 | 46н (F) | 45H (E) |  |
| (52) +3 | 48н (H) | 47\% (G) |  |
| (52) +4 | 4Ан (J) | 49н (I) |  |
| (52) +5 | 00H | 4Bн (K) |  |


(D) 5
(2) If there is no matching character string data, stores " 0 " at (D).

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value of $n$ exceeds the number of characters for (22. <br> $00_{\mathrm{H}}$ (NULL) does not exist within the corresponding device range after <br> the device specified by (31) and (22). <br> n is negative or 0. | - | 0 | 0 | 0 | 0 |  |

## Program Example

(1) The following program searches from the 5th character from the left of the character string data stored in devices starting from R0 for the character string data in devices starting from D0, and stores the results at D100 when X0 goes ON.
[Ladder Mode] [List Mode]

[Operation]



Stores " 0 " because there are no matches.
(2) The following program searches from the 3rd character from the left of the character string data being stored in devices starting from D0 for the character string data "AB", and stores the results of the search at D100 when X1C goes ON.
[Ladder Mode]
[List Mode]

[Operation]


### 7.11.18 strins, strinsp

 digits) is "10102" or later.

(S) : Character string to be inserted or head number (character string) of the devices where insert character strings are stored
(D) : Head number (character string) of the devices where insert character strings are stored
$\mathrm{n} \quad$ : Insert position (Setting range: $1 \leqq \mathrm{n} \leqq 16383$ ) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jila |  |  | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | - | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - | - |
| n | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - | - |

## Function

(1) This instruction inserts the character string data specified by (s) to the nth device (insert position) from the initial character string data stored in the devices specified by (D).

Insert position: $\mathrm{n}=3$

| (S) | 31н(1) | 30н (0) |
| :---: | :---: | :---: |
| (S) +1 | 33н (3) | 32 H (2) |
| (S) +2 | 00 H | 34н (4) |


(2) This instruction stores the NULL code $\left(00_{\mathrm{H}}\right)$ into the device (1 word) that positions after the last device where the character string data are stored, if the character string ()+(D) value is even after the insertion.
(3) This instruction stores the NULL code $\left(00_{\mathrm{H}}\right)$ into the last device (high 8 bits) where the character string data are stored, if the character string (S + (D) value is odd after the insertion.
(4) This instruction links the device, where the character string data are stored, specified by © with the last device specified by (D), if n is specified by the number of devices specified by (D) plus one.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The number of characters in the devices specified by (), (©), or the devices specified by (Ⓢ + (®) after the insertion exceeds 16383 characters. <br> The value specified in n is not within the specified range. $(1 \leqq n \leqq 16383)$ <br> The value specified in $n$ exceeds the number of characters of the character string ( ${ }^{(b)}+1$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The devices, that store character strings, specified by (5) overlaps with even one of the devices specified by (ㅁ). <br> The range of the devices specified by (© + (®) in which character strings data have been inserted exceeds the specified device range. <br> The NULL code $\left(00_{\mathrm{H}}\right)$ does not exist within the specified device range after the device specified by (s) or (©). <br> The device where the character has been inserted is the same as the device storing the character strings. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## STRDEL, STRDELP

## Program Example

(1) The following program inserts the character string data stored in the device D0 and up to the fourth device from the initial character string data stored in D20 and up, when M0 is turned on.
[Ladder Mode]

## [List Mode]


[Operation]


D20 character string $\quad$ PRO584|GRAMABCD

### 7.11.19 strdel, strdelp



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



## Function

(1) This instruction deletes n 2 characters data in the devices specified by (D) starting from the device (insert position) specified by n 1 .
Device position where character string data to be deleted: $\mathrm{n} 1=3$
Number of characters to be deleted: n2 $=5$

(2) This instruction stores the NULL code $\left(00_{\mathrm{H}}\right)$ into the device (one word) that positions after the last device that stores the character string data when the character string data specified by (D) is even, after the characters are deleted.
(3) This instruction stores the NULL code $\left(00_{\mathrm{H}}\right)$ into the last device (high 8 bits) that stores the character string data when the character string data specified by ( $\mathfrak{D}$ is odd, after the characters are deleted.
(4) This instruction shifts the characters stored in the devices that position after the deleted devices by n 2 characters to the right, and then stores the NULL code $\left(0_{\mathrm{H}}\right)$ into the empty device.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The number of characters in the devices specified by (D) exceeds 16383. <br> The value specified by n 1 is not within the range. ( $1 \leqq \mathrm{n} 1 \leqq 16383$ ) The value specified by n 1 exceeds the number of characters in the devices specified by ( $)_{\text {. }}$ <br> The value specified in n 2 exceeds the number of characters between n 1 and the last character in (D). <br> The value specified in $n 2$ is negative. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program deletes the fourth to the seventh characters in the character string data stored in the devices D0 and up, when MO is turned on.

## [Ladder Mode]



## [List Mode]


[Operation]


### 7.11.20 emod, emodp


(51) :32-bit floating decimal point real number data or head number of the devices where the floating decimal point real number data is stored (real number)
(22) :Decimal fraction digits data (BIN 16 bits)
(D) :Head number of the devices where the data after break down into BCD will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U'IG: | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | E |  |
| (51) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $\bigcirc^{* 1}$ | - | $\bigcirc$ | - |
| (12) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | - | - |
| (D) | - | $\bigcirc$ |  | - |  |  | - | - | - | - |

*1: Available only in multiple Universal model QCPU and LCPU

## Function

(1) Dissociate the 32-bit floating decimal point data designated by (51) into BCD type floating point format based on the decimal fraction digits specified by ©2, and stores the result into the area starting from the device designated by (D).


3254270H
(52) specifies the decimal fraction digits of the 32-bit floating decimal point real number data of (S1). In the example above, a decimal fraction digit is designated as shown below:
3.25427

4 1
(S2) $=3$

(2) The 7th digit of the significant digits being stored at (D)+1 and (D)+2 is rounded off to make a 6 -digit number.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The decimal fraction digit specified by (22) is not within the range between 0 and 7 . <br> The 32-bit floating point real number specified by (51) is not within the following range: <br> 0. $2^{-126} \leqq \mid$ Device $\mid \leqq 2^{128}$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (D) exceeds that of the corresponding device. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The range of the device specified by (D) exceeds that of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is -0 , unnormalized number, nonnumeric, or $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program breaks down the 32-bit floating decimal point type real number data stored at D0 and D1 into BCD according to the decimal fraction digits as designated by R10, and stores the results into the area starting from D100 when X0 is turned ON.
[Ladder Mode]

## [List Mode]



## [Operation]



### 7.11.21 EREXP, EREXPP

$\underbrace{}_{\text {Basic }}$
High
pefform
Proces
LCPU

(51) : Head number of the devices where BCD type floating point format data is stored (BIN 16 bits)
(22) : Decimal fraction digits data (BIN 16 bits)
(D) : The device where the converted 32-bit floating point real number data will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Jा: |  | UIG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - | - |  | - | - | - |
| (2) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | - | - |

## Function

(1) Converts the BCD type floating point data designated by (51) to the 32-bit floating decimal point real number data according to the decimal fraction digits specified by (32), and stores the result into the area starting from the device designated by (D).

(2) The sign at (51) and the sign for the exponent part at (51) +3 is set at 0 for a positive value and at 1 for a negative value.
(3) 0 to 38 can be set for the BCD exponent of (51) +4 .
(4) 0 to 7 can be set for the decimal fraction digits of (52).

BCD type floating point format

| $\left(\begin{array}{l} \text { (51) } \\ \text { (51) } \end{array}+1\right.$ | 1 | (Sign) |  |
| :---: | :---: | :---: | :---: |
|  | 5423H | 3215423 ( BCD 7 digits) $^{\text {a }}$ | (D) +1 (D) |
| (51) +2 | 0321H |  | -3.215423E+2 |
| (51) +3 | 0 | (Sign (exponent part)) |  |
| (51) +4 | 2 | (BCD exponent) |  |

[^6]
## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data format in the device specified by ( 51 is not 0 or 1 . <br> A value other than 0 to 9 exists in the each digit of (51) +1 and (51) +2 . <br> The format designation made by (51) +3 is not 0 or 1 . <br> The data format in the device specified by (51) +3 is not 0 or 1 . <br> The exponent data in the device specified by (51) +4 is not within the range from 0 to 38 . <br> The decimal fraction digit designated in (32) is not within the range from 0 to 7. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (51) exceeds that of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the BCD type floating decimal point format data being stored in devices starting from D0 to 32-bit floating decimal point type real number data based on the decimal fraction digit being stored at D10, and stores the result at D100 and D101 when X0 goes ON.
[Ladder Mode]
[List Mode]

[Operation]


### 7.12 Special function instructions


(S) : Angle data of which the SIN (sine) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Јil |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | ${ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | ${ }^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Returns the SIN (sine) value of the angle designated at (S) and stores the operation result in the device number designated at (D).

(2) Angles designated at (S) are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RAD and DEG instructions.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is $-0 .^{* 2}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is -0, unnormalized number, nonnumeric, <br> and $\pm \infty$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow <br> occurs): <br> $2^{128} \leqq$ \| Operation result | | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program conducts a SIN operation on the angles stored in the four BCD digits from X20 to X2F and stores the results at D0 and D1 as 32-bit floating decimal point type real numbers.
[Ladder Mode]

[List Mode]

[Operations involved when X20 to X2F designate a value of 150]


### 7.12.2 SIND, SINDP


(S) : Angle data of which the SIN (sine) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting | Internal Devices |  | R, ZR | J!... |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The $\operatorname{SIN}$ (sine) value of the angle specified by (S) is calculated and its result is stored into the device specified by (D).

(2) Angles designated at (S) are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RADD and DEGD instructions.
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program conducts a SIN operation on the angles stored in the four BCD digits from X20 to X2F and stores the results at D0 to D3 as 64-bit floating decimal point type real numbers.
[Ladder Mode]


## [List Mode]

| Step |  | Instruction | Device |  |  |
| :---: | :--- | :--- | :--- | :---: | :---: |
|  |  | LD | SM400 |  |  |
| 1 | BIN | K4X20 | D30 |  |  |
| 3 | FLDD | D30 | D20 |  |  |
| 6 | RADD | D20 | D10 |  |  |
| 9 | SIND | D10 | D0 |  |  |
| 12 | END |  |  |  |  |

[Operations involved when X20 to X2F designate a value of 150]


### 7.12.3 cos, cosp

- Basic model QCPU: The serial number (first five digits) is "04122" or later.

(S) : Angle data of which the $\operatorname{COS}$ (cosine) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|G! | Zn | Constants <br> E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $0^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $0^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Returns the COS (cosine) value of the angle designated by (S) and stores operation result at device number designated by (D).

(2) Angles designated at (S) are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RAD and DEG instructions.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | Lhe specified device value is $-0 .^{* 2}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| 4140 | The specified device value is -0, unnormalized number, nonnumeric, <br> and $\pm \infty$. | - | - | - | - | - |
| 4141 | The operation result exceeds the following range (when an overflow <br> occurs): <br> $2^{128} \leqq \mid$ Operation result | - | - | - | - | - |

*2: There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program performs a COS operation on the angle data designated by the 4 BCD digits from X 20 to X 2 F , and stores results as 32-bit floating decimal point type real numbers at D0 and D1.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
|  | Levice |  |  |
| 0 | LD | SMM400 |  |
| 1 | BIN | K4X20 | D30 |
| 4 | FLT | D30 | D20 |
| 7 | RAD | D20 | D10 |
| 10 | COS | D10 | D0 |
| 13 | END |  |  |

[Operations involved when X20 to X2F designate a value of 60]

(2) Conversion to floating-point

FLT


### 7.12.4 COSD, COSDP


(s) : Angle data of which the COS (cosine) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U 1 : | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The COS (cosine) value of the angle specified by © is calculated and its result is stored into the device specified by (D).

(2) Angles designated at (S) are set in radian units (degrees $\times \pi / 180$ ). For conversion between degrees and radian values, see the RADD and DEGD instructions.
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-102} \leqq \mid$ Specified device value $\mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs a COS operation on the angle data designated by the 4 BCD digits from X20 to X2F, and stores results as 64-bit floating decimal point type real numbers at D0 to D3.
[Ladder Mode]


Inputs an angle used for COS operation (1).
Converts the input angle into a 64-bit floating-point real number (2)).
Converts the converted angle into a radian value (3).

Executes COS operation using the converted radian value (4)).
[List Mode]

| Step | Instruction | Device |  |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 1 | BIN | K4X20 | D30 |
| 3 | FLTD | D30 | D20 |
| 6 | RADD | D20 | D10 |
| 9 | COSD | D10 | D0 |
| 12 | END |  |  |

## TAN, TANP

[Operations involved when X20 to X2F designate a value of 60]


### 7.12.5 tan, tanp

Basic High Prifomance Process Redundant Universal LCPU

- Basic model QCPU: The serial number (first five digits) is "04122" or later.

(S) : Angle data of which the TAN (tangent) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J!! |  | U'IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $\bigcirc^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $\bigcirc^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Returns the tangent (TAN) value of the angle data designated by © , and stores operation result in device designated by (D).

(2) Angles designated at (S) are set in radian units (degrees $\times \pi / 180$ ). For conversion between degrees and radian values, see the RAD and DEG instructions.
(3) When angles designated by (s) are $\pi / 2$ radians, or (3/2) $\pi$ radians, an operation error will be generated in the calculation of the radian value, so care must be taken to avoid such errors.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is not within the following range: $0,2^{-126} \leqq \mid \text { Specified device value } \mid<2^{128}$ <br> The specified device value is -0 . ${ }^{*}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is -0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: $\quad$ There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program performs a TAN operation on the angle data set by the 4 BCD digits from X 20 to X 2 F , and stores the results as 32-bit floating decimal point type real numbers at D0 and D1.
[Ladder Mode]


## [List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
| nnnn |  | Device |  |
| 0 | LD | SM400 |  |
| 1 | BIN | K4X20 | D30 |
| 7 | FLT | D30 | D20 |
| 7 | RAD | D20 | D10 |
| 10 | TAN | D10 | D0 |
| 13 | END |  |  |

[Operations involved when X20 to X2F designate a value of 135]


## TAND, TANDP

### 7.12.6 TAND, TANDP


(S) : Angle data of which the TAN (tangent) value is obtained or head number of the devices where the angle data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting | Internal Devices |  | R, ZR | J! |  | UWIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The TAN (tangent) value of the angle specified by © is calculated and its result is stored into the device specified by (D).

(2) Angles designated at (S) are set in radian units (degrees $\times \pi / 180$ ).

For conversion between degrees and radian values, see the RADD and DEGD instructions.
(3) When angles designated by (S) are $\pi / 2$ radians, or ( $3 / 2$ ) $\pi$ radians, an operation error will be generated in the calculation of the radian value, so care must be taken to avoid such errors.
(4) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs a TAN operation on the angle data set by the 4 BCD digits from X20 to X2F, and stores the results as 64-bit floating decimal point type real numbers at D0 to D3.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |  |
| :---: | :--- | :--- | :--- |
|  | Device |  |  |
| 0 | LD | SM400 |  |
| 1 | BIN | K4K20 | D30 |
| 3 | FLTD | D30 | D20 |
| 6 | RADD | D20 | D10 |
| 9 | TAND | D10 | D0 |
| 12 | END |  |  |

[Operations involved when X20 to X2F designate a value of 135]

7.12.7 ASIN, ASINP

(S) : SIN value of which the $\mathrm{SIN}^{-1}$ (inverse sine) value is obtained or head number of the devices where the SIN value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | गा: |  | U1G | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $\mathrm{O}^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $\mathrm{O}^{* 1}$ | - | - |

[^7]
## Function

(1) Returns the $\mathrm{SIN}^{-1}$ angle of the $\operatorname{SIN}$ value designated by © , and stores operation results at word device designated by (D).

(2) The SIN value designated by © can be in the range from -1.0 to 1.0.
(3) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified by (s) is not within the range between -1.0 and 1.0. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The specified device value is $-0 .{ }^{*}{ }^{2}$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is -0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program seeks the inverse sine of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the $4 B C D$ digits at Y 40 to Y 4 F .
[Ladder Mode]

[List Mode]

[Operations involved when the D0 and D1 value is 0.5 ]


### 7.12.8 ASIND, ASINDP


(S) : SIN value of which the $\mathrm{SIN}^{-1}$ (inverse sine) value is obtained or head number of the devices where the SIN value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Jा" |  | U\|G: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The angle is calculated from the $\operatorname{SIN}$ (sine) value specified by (S) is and its result is stored into the device specified by (D).

(2) The SIN value designated by (S) can be in the range from -1.0 to 1.0.
(3) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
(4) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified by (s) is within the double-precision floating-point range and not within the range between -1.0 and 1.0. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is not within in the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program seeks the inverse sine of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y 40 to Y 4 F .
[Ladder Mode]

[List Mode]

[Operations involved when the D0 to D3 value is 0.5]


### 7.12.9 Acos, ACOSP


(S) : COS value of which the $\operatorname{COS}^{-1}$ (inverse cosine) value is obtained or head number of the devices where the COS value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $\bigcirc^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Returns the $\operatorname{COS}^{-1}$ angle of the $\operatorname{COS}$ value designated by © , and stores operation result at word device designated by (D).

(2) The COS value designated by (S) can be in the range of from -1.0 to 1.0 .
(3) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in (5) is not within the range between -1.0 and 1.0. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The specified device value is $-0 .{ }^{*}{ }^{2}$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is -0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result \| }$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: $\quad$ There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## ACOSD, ACOSDP

## Program Example

(1) The following program seeks the inverse cosine of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the 4 BCD digits at Y 40 to Y 4 F .
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 1 | ACOS | D0 D10 |
| 4 | DEG | D10 D20 |
| 10 | BCD | D30 K4Y40 |
| 13 | END |  |

[Operations involved when the D0 and D1 value is 0.5 ]

| D1 D0 | (1) $\mathrm{COS}^{-1}$ operation | D11 D10 |
| :---: | :---: | :---: |
| 0.5 |  | 1.047198 |
| 32-bit floating-point real number | ACOS | 32-bit floating-point real number |



### 7.12.10 Acosd, Acosdp


(S) : $\operatorname{COS}$ value of which the $\operatorname{COS}^{-1}$ (inverse cosine) value is obtained or head number of the devices where the $\operatorname{COS}$ value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U...IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The angle is calculated from the COS (cosine) value specified by © is and its result is stored into the device specified by (D).

(2) The COS value designated by (S) can be in the range of from -1.0 to 1.0.
(3) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
(4) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in (S) is within the double-precision floating-point range and not within the range from -1.0 to 1.0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is not in the following range: <br> $0,2^{-1022} \leqq \mid$ Specified device value $\mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program seeks the inverse cosine of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y 40 to Y 4 F .
[Ladder Mode]


[List Mode]


## ATAN, ATANP

[Operations involved when the D0 to D3 value is 0.5 ]

(2) Conversion to angle


### 7.12.11 atan, atanp


(S) : TAN value of which the $\operatorname{TAN}^{-1}$ (inverse tangent) value is obtained or head number of the devices where the TAN value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $\bigcirc^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Returns the TAN ${ }^{-1}$ angle of the TAN value designated by © , and stores operation results at word device designated by (D).

(2) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RAD and DEG instructions.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is $-0 .{ }^{*}{ }^{2}$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is not within the following range: $0,2^{-126} \leqq \mid \text { Specified device value } \mid<2^{128}$ <br> The specified device value is -0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: $\quad$ There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program seeks the inverse tangent of the 32-bit floating decimal point real number at D0 and D1, and outputs the angle to the $4 B C D$ digits at Y 40 to Y 4 F .
[Ladder Mode]


## [List Mode]

| Step | Instruction |  |  |
| :---: | :--- | :--- | :--- |
| Device |  |  |  |
| 0 | LD | SM4400 |  |
| 1 | ATAN | D0 | D10 |
| 4 | DEG | D10 | D20 |
| 7 | INT | D20 | D30 |
| 10 | BCD | D30 | K4Y40 |
| 13 | END |  |  |

[Operations involved when D0 and D1 value is 1]


### 7.12.12 ATAND, ATANDP



(S) : TAN value of which the TAN ${ }^{-1}$ (inverse tangent) value is obtained or head number of the devices where the TAN value is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J) |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The angle is calculated from the TAN (tangent) value specified by (S) is and its result is stored into the device specified by (D).

(2) The angle (operation result) stored at (D) is stored in radian units.

For more information on the conversion between radian and angle data, see description of RADD and DEGD instructions.
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-1022} \leqq \mid$ Specified device value $\mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program seeks the inverse tangent of the 64-bit floating decimal point real number at D0 to D3, and outputs the angle to the 4 BCD digits at Y 40 to Y 4 F .
[Ladder Mode]

[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | SM400 |  |  |
| 1 | ATAND | D0 | D10 |  |
| 4 | DEGD | D10 | D20 |  |
| 7 | INTD | D20 | D30 |  |
| 10 | BCD | D30 | K4Y40 |  |
| 12 | END |  |  |  |

[Operations involved when D0 to D3 value is 1]

real number

### 7.12.13 RAD, RADP

RAD

RADP

(S) : Angle to be converted to radian units or head number of the devices where the angle is stored (real number)
(D) : Head number of the devices where the value converted in radian units will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | गा? |  | UIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $0^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $0^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Converts units of angle size from angle units designated by © to radian units, and stores result at device number designated by (D).

(2) Conversion from degree to radian units is performed according to the following equation:

$$
\text { Radian unit }=\text { Degree unit } \times \frac{\pi}{180}
$$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is $-0 .{ }^{*}{ }^{2}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is not within the following range: $0,2^{-126} \leqq \mid \text { Specified device value } \mid<2^{128}$ <br> The specified device value is -0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: There are CPU modules that will not result in an operation error if 0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program converts the angle set by the $4 B C D$ digits at $X 20$ to X 2 F to radians, and stores results as 32-bit floating decimal point type real number at D20 and D21.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 1 | BIN | K4X20 | D0 |
| 4 | FLT |  | D10 D20 |
| 10 | END |  |  |

[Operations involved when X20 to X2F designate a value of 120]


### 7.12.14 RADD, RADDP


(S) : Angle to be converted to radian units or head number of the devices where the angle is stored (real number)
(D) : Head number of the devices where the value converted in radian units will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | गा! |  | U\|G] | Zn | Constants <br> E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The unit expressing the size of an angle is converted into the radian unit from the degree unit specified by © , and its result is stored into the device specified by (D).

(2) Conversion from degree to radian units is performed according to the following equation:

$$
\text { Radian unit }=\text { Degree unit } \times \frac{\pi}{180}
$$

(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-1022} \leqq \mid$ Specified device value $\mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result \| }$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the angle set by the 4 BCD digits at X 20 to X 2 F to radians, and stores results as 64-bit floating decimal point type real number at D20 to D23.
[Ladder Mode]

[List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
|  |  |  |  |  |
|  | LD | SMM400 |  |  |
| 1 | BIN | K4X20 | D0 |  |
| 3 | FLTD | D0 | D10 |  |
| 6 | RADD | D10 | D20 |  |
| 9 | END |  |  |  |

[Operations involved when X20 to X2F designate a value of 120]


### 7.12.15 deg, DEGP

 "04122" or later.
(S) : Radian angle to be converted to degrees or head number of the devices where the radian angle is stored (real number)
(D) : Head number of the devices where the value converted in degrees will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | ${ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | ${ }^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Converts units of angle size from radian units designated by (s) to angles, and stores result at device number designated by (D).

(2) The conversion from radians to angles is performed according to the following equation:

$$
\text { Degree unit }=\text { Radian unit } \times \frac{180}{\pi}
$$

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The specified device value is -0 . $^{*}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is -0, unnormalized number, nonnumeric, <br> and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow <br> occurs): <br> $2^{128} \leqq$ I Operation result $\mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: $\quad$ There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program converts the radian value set with 32-bit floating decimal point type real number at D20 and D21 to angles, and stores the result as a BCD value at Y 40 to Y 4 F .
[Ladder Mode]


## [List Mode]

| Step |  | Instruction | Device |  |
| :---: | :--- | :--- | :--- | :---: |
| 0 | LD | SMM00 |  |  |
| 1 | DEG | D20 | D10 |  |
| 4 | INT | D10 | D0 |  |
| 7 | BCD | DO | K4Y40 |  |
| 10 | END |  |  |  |

[Operations involved when the values at D20 and D21 are 1.435792]


### 7.12.16 degd, degop


(S) : Radian angle to be converted to degrees or head number of the devices where the radian angle is stored (real number)
(D) : Head number of the devices where the value converted in degrees will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Jा! |  | U\|G! | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) The unit expressing the size of an angle is converted into the degree unit from the radian unit specified by © , and its result is stored into the device specified by (D).

(2) The conversion from radians to angles is performed according to the following equation:

$$
\text { Degree unit }=\text { Radian unit } \times \frac{180}{\pi}
$$

(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-1022} \leqq \mid$ Specified device value $\mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result \| }$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the radian value set with 64-bit floating decimal point type real number at D20 to D23 to angles, and stores the result as a $B C D$ value at Y 40 to Y 4 F .
[Ladder Mode]

[List Mode]

[Operations involved when the values at D20 to D23 are 1.435792]


### 7.12.17 pow, powp



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S1) : Exponentiation recipient data or head number of the devices where the exponentiation recipient data are stored (real number)
(S2) : Exponentiation data or head number of the devices where the data are stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Jा? |  | U\|G! | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | - | $\bigcirc$ |  | - |  | ) | $\bigcirc$ | $\triangle^{* 1}$ | - |
| (22) | - | $\bigcirc$ |  | - |  | ) | $\bigcirc$ | $\triangle^{* 1}$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $\bigcirc$ | - | - |

*1: Available only for real number

## Function

(1) This instruction raises the 32-bit floating-point data type real number specified by (31) to the number nth specified by (®2) power, and then stores the operation result into the device specified by (D).


The instruction raises $\qquad$
32-bit floating-point data type real number
to $\square$ th power.

32-bit floating-point
data type real number
(2) The following shows the values to be specified by and stored into (31) or (82).
$0,2^{-126} \leqq \mid$ Set values (Storage values) $\mid<2^{128}$
(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The values specified by (51) or (22) is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified value (storage value) $)<2^{128}$ <br> The value of (51) or (22 is -0. | - | - | - | - | - | - |
| 4141 | The operation result is within the following range (when an overflow <br> occurs): <br> $2^{128} \leqq \mid$ Operation result $\mid$ | - | - | - | - | - | - |

## Program Example

(1) The following program raises the 32-bit floating-point data type real number data specified by D0 and D1 to the data specified by (D10 and D11)th power, when X10 is turned on. Then the program stores the operation result into D20 and D21.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 1 | $\begin{aligned} & \text { LD } \\ & \text { EMOV } \end{aligned}$ | $\begin{aligned} & \text { SMACQ } \\ & \text { EO22 DO } \end{aligned}$ |
| 4 | EMOV | E1.2 D10 |
| 7 | LD | $\times 10$ |
| 8 | POW | D0 D10 D20 |

[Operation]


### 7.12.18powd, powDp



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(51) : Exponentiation recipient data or head number of the devices where the exponentiation recipient data are stored (real number)
(52) : Exponentiation data or head number of the devices where the data are stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J।: |  | UIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | - | $\bigcirc$ |  | - |  |  | - | $\triangle^{* 1}$ | - |
| (3) | - | $\bigcirc$ |  | - |  |  | - | $\triangle^{* 1}$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | - | - | - |

*1: Available only for real number

## Function

(1) This instruction raises the 64-bit floating-point data type real number specified by (S1) to the number nth specified by (®2) power, and then stores the operation result into the device specified by (D).

(2) The following shows the values to be specified by and stored into (51) or (52)
$0,2^{-1022} \leqq \mid$ Set values (Storage values) $\mid<2^{1024}$
(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The value specified by (51) or (22) is out of the range shown below. $0,2^{-1022} \leqq \mid$ Set value (storage value) $\mid<2^{1024}$ <br> The value of (51) or (32) is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result is within the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program raises the 64-bit floating-point data type real number specified by D200 to D203 to the number nth specified by D0 to D3 power, when X10 is turned on. Then the program stores the operation result into D100 to D103.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | $\begin{aligned} & \text { LD } \\ & \text { EDMOV } \end{aligned}$ | $\begin{array}{ll} \hline \text { SM40Q } \\ \text { E15.6 } \end{array}$ |
| 4 | EDMOV | E3 DO |
| 7 | LD | $\times 10$ |
| 8 | POWD | D200 DO D100 |
| 12 | END |  |

[Operation]

(S) : Data of which the square root is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | ग। |  | U\|G! | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (s) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $\bigcirc^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $0^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Returns the square root of the value designated at (S), and stores the operation result in the device number designated at (D).

(2) Only positive values can be designated by (S). (Operation cannot be performed on negative numbers.)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in (s) is negative. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
|  | The specified device value is $-0 .{ }^{*}{ }^{2}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is not within the following range: $0,2^{-126} \leqq \mid \text { Specified device value } \mid<2^{128}$ <br> The specified device value is -0 , unnormalized number, nonnumeric, or $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: $\quad$ There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program seeks the square root of the value set by the $4 B C D$ digits from $X 20$ to $X 2 F$, and stores the result as a 32-bit floating decimal point type real number at D0 and D1.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| $\frac{4}{7}$ |  | SM400  <br> K4420 D20 <br> D20 010 <br> D10 D0 |

[Operations involved when value designated by X 20 to X 2 F is 650]

| X2F --- X20 | (1) Conversion to BIN | $\begin{gathered} \mathrm{D} 20 \\ \mathrm{~b} 15--\mathrm{b} 0 \end{gathered}$ | (2) Conversion to floating-point | D11 | D10 | (3)SQR operation | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 06650 | $\Rightarrow$ | 650 |  | 6 |  |  | 25 | 4951 |
| $B C D$ value | BIN | BIN value | FLT |  |  | SQR |  |  |

### 7.12.20 sqRD, SQRDP



(S) : Data of which the square root is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J!.... |  | U)IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Returns the square root of the value designated at © , and stores the operation result in the device number designated at (D).

(2) Only positive values can be designated by (S). (Operation cannot be performed on negative numbers.)
(3) When the operation results in -0 or an underflow, the result is processed as 0.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in (5) is negative. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-1022} \leqq$ I Specified device value $\mid<2^{1024}$ <br> The specified device value is -0. | - | - | - | - | - | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow <br> occurs): <br> $2^{1024} \leqq$ \| Operation result $\mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program seeks the square root of the value set by the $4 B C D$ digits from $X 20$ to $X 2 F$, and stores the result as a 64-bit floating decimal point type real number at D0 to D3.
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | X0 |
| 1 | BIN | K4×20 D20 |
| 3 | FLTD | D20 D10 |
| 6 | SQRD | D10 D0 |
| 9 | END |  |

[Operations involved when value designated by X 20 to X 2 F is 650]


### 7.12.21 EXP, EXPP

Ver.

## Heatomane

Process


Universal
LCPU

- Basic model QCPU: The serial number (first five digits) is "04122" or later.

(S) : Data of which the exponential value is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Juin |  | U)IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | ${ }^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | ${ }^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Returns the exponent of the value designated by © , and stores the results of the operation at the device designated by (D).
(S) +1
(S)
(D) +1
(D)
e

$\qquad$ $\square$

32-bit floating-point real number
32-bit floating-point
(2) Exponent operations are calculated taking the base (e) to be "2.71828".

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The operation result is not within the following range: $2^{-126} \leqq \mid \text { Operation result } \mid<2^{128}$ | - | $\bigcirc$ | - | - | - | - |
|  | The operation result is not within the following range: $2^{-126} \leqq \mid \text { Operation result } \mid<2^{128}$ | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | - | - |
|  | The specified device value is $-0 .{ }^{*}{ }^{2}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is -0 , unnormalized number, nonnumeric, or $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result \| }$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: There are CPU modules that will not result in an operation error if -0 is specified. For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program performs an exponent operation on the value set by the 2 BCD digits at X 20 to X 27 , and stores the results as a 32-bit floating decimal point real number at D0 and D1.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |
| 4 | BIN | K3×20 | D20 |  |
| 5 | ${ }_{*}$ | D20 | K-1 | D20 |
| 8 | LD> | D20 | K89 |  |
| 11 | OR< | D20 | K-88 |  |
| 14 | OUT | M1 |  |  |
| 15 | LDI | M1 |  |  |
| 16 | FLT | D10 | D10 |  |
| 19 | EXP | D10 | D0 |  |
| 22 | END |  |  |  |

[Operations involved when value designated by X 20 to X 27 is 13]

*4: The operation result will be under $2^{129}$ if the BCD value of $X 20$ to $X 27$ is less than 89 , from the calculation loge $2^{129}=89.4$. Because setting a value of over 90 will return an operation error, turn M1 ON if a value of over 90 has been set to avoid the error.

## Point ${ }^{\rho}$

Conversion from natural logarithm to common logarithm
In the CPU module, calculation is made using a natural logarithm.
To obtain a common logarithm value, enter in, (S) a common logarithm value divided by 0.43429 .
$10^{x}=e^{\frac{x}{0.43429}}$

### 7.12.22 EXPD, EXPDP


(S) : Data of which the exponential value is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Returns the exponent of the value designated by © , and stores the results of the operation at the device designated by (D).

(2) Exponent operations are calculated taking the base (e) to be " 2.71828 ".
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-1022} \leqq \mid$ Specified device value $\mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs an exponent operation on the value set by the 2 BCD digits at X 20 to X 31 , and stores the results as a 64-bit floating decimal point real number at D0 to D3.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 | $\underset{\text { BIN }}{L D}$ | $\times 0$ $\times 3 \times 20$ | D20 |
| 4 | LD> | D20 | K709 |
| 7 | OUT | M0 |  |
| 8 | LDI | MO |  |
| 9 | FLTD | D20 | $D 10$ |
| 12 | EXPD | D10 | D0 |

[Operations involved when value designated by X 20 to X 31 is 13]

*1: The operation result will be under $2^{1024}$ if the BCD value of $X 20$ to $X 31$ is less than 709 , from the calculation loge $2^{1024}=709.7832$.
Because setting a value of over 710 will return an operation error, turn M0 ON if a value of over 710 has been set to avoid the error.

Point ${ }^{\circ}$ $\qquad$
Conversion from natural logarithm to common logarithm In the CPU module, calculation is made using a natural logarithm.
To obtain a common logarithm value, enter in, S a common logarithm value divided by 0.43429 .

$$
10^{x}=e^{\frac{x}{0.43299}}
$$

### 7.12.23 Log, Logp


(S) : Data of which the natural logarithm is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U)IG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - | $\bigcirc$ |  | $\bigcirc^{* 1}$ | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | $\bigcirc^{* 1}$ | - | - |

*1: Applicable for the Universal model QCPU, LCPU.

## Function

(1) Returns the natural logarithm of the value designated by (S) taking (e) as base, and stores operation results at device designated by (D.

(2) Only positive values can be designated by (S). (Operation cannot be performed on negative numbers.)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in (s) is negative. The value specified in (s) is 0 . | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
|  | The specified device value is $-0 .{ }^{*}{ }^{2}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The specified device value is -0 , unnormalized number, nonnumeric, and $\pm \infty$. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result \| }$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*2: There are CPU modules that will not result in an operation error if -0 is specified.
For details, refer to Page 88, Section 3.2.4.

## Program Example

(1) The following program seeks the natural logarithm of the value "10" set by D50, and stores the result at D30 and D31. [Ladder Mode]


Sets data used for natural logarithm operation (1)
Converts the operation data
into a 32-bit floating-point real number (2)
Executes natural logarithm operation (3)
[List Mode]

| Step | Instruction | Device |  |
| :---: | :--- | :--- | :--- |
|  | SM400 |  |  |
| 0 | LD | MOV | K10 |
| 1 | D50 |  |  |
| 3 | FLT | D50 | D40 |
| 6 | LOG | D40 | D30 |
| 9 | END |  |  |

[Operation]


### 7.12.24 LOGD, Logdp


(S) : Data of which the natural logarithm is obtained or head number of the devices where the data is stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | UWIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Returns the natural logarithm of the value designated by (S) taking (e) as base, and stores operation results at device designated by (D.

(2) Only positive values can be designated by © (Operation cannot be performed on negative numbers.)
(3) When the operation results in -0 or an underflow, the result is processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in (s) is negative. The value specified in (5) is 0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The specified device value is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result exceeds the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result } \mid$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program seeks the natural logarithm of the value "10" set by D50, and stores the result at D30 to D33.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 1 | MOV | K10 D50 |
| 3 | FLTD | D50 D40 |
| ${ }_{9}^{6}$ | LOGD END | D40 D30 |

[Operation]


### 7.12.25LoG10, LOG10P



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S) : Data of which the common logarithm is obtained or head number of the devices where the data are stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | Ju.... |  | UMG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  | - | $\triangle^{* 1}$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  | - | - | - |

*1: Available only for real number.

## Function

(1) This instruction obtains the value specified by (S) for common logarithm (logarithm with base 10), and then stores the operation result into the device specified by (D).

(2) Only positive values can be specified by © . (Operation cannot be performed on negative numbers.)
(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in (s) is negative. The value specified in (s) is 0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is not within the following range: <br> $0,2^{-126} \leqq \mid$ Specified device value $\mid<2^{128}$ <br> The value specified by © is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result is within the following range (when an overflow occurs): $2^{128} \leqq \mid \text { Operation result \| }$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program obtains the value for common logarithm of the 32-bit floating-point data type real number specified by D600 or D601, when X10 is turned on. Then the program stores the operation result into D123 or D124.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |
| :---: | :--- | :--- | :--- |
| 0 | LD | MO |  |
| 1 | EMOV | E2. 806 | D600 |
| 4 | LOG10 | D600 | D123 |
| 7 | END |  |  |

[Operation]


### 7.12.26 LOG10D, LOG10DP



QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S) : Data of which the common logarithm is obtained or head number of the devices where the data are stored (real number)
(D) : Head number of the devices where the operation result will be stored (real number)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\triangle$ *1 | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

*1: Available only for real number.

## Function

(1) This instruction obtains the value specified by © for common logarithm (logarithm with base 10), and then stores the operation result into the device specified by (D).

(2) Only positive values can be specified by (S). (Operation cannot be performed on negative numbers.)
(3) If the value resulted from the operation is -0 or an underflow occurs, the result will be processed as 0 .

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SD0.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value specified in (s) is negative. The value specified in (5) is 0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4140 | The specified device value is not within the following range: $0,2^{-1022} \leqq \mid \text { Specified device value } \mid<2^{1024}$ <br> The value specified by © is -0 . | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4141 | The operation result is within the following range (when an overflow occurs): $2^{1024} \leqq \mid \text { Operation result \| }$ | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) This following program obtains the value for common logarithm of the 64-bit floating-point data type real number specified by D600 to D603 when M0 is turned on. Then the program stores the operation result into D123 to D126.

## [Ladder Mode]

[List Mode]
7.12.27 RND, RNDP, SRND, SRNDP

(D) : Head number of the devices where random numbers will be stored (BIN 16 bits)
(S) : Random number serial data or the first number of the devices where the random number serial data is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | UTIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |

## Function

The random number generation instruction generates random numbers conforming to a certain calculation formula. In the calculation using the formula, the result of previous calculation is used as a coefficient.
The random series change instruction can change the random number generation pattern.

## RND

Generates random number of from 0 to 32767 , and stores at device designated by (D).

## SRND

Updates random number series according to the 16 -bit BIN data being stored in device designated by (S).

## Operation Error

(1) There is no operation error in the $\operatorname{RND}(P)$ or $\operatorname{SRND}(P)$ instruction.

## Program Example

(1) The following program stores random number at D100 when X10 is turned ON.
[Ladder Mode]
[List Mode]
3 [

(2) The following program updates a random number series according to the contents of D0 when X10 is turned ON.
[Ladder Mode]

[List Mode]


### 7.12.28 BSQR, BSQRP, BDSQR, BDSQRP



| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## BSQR

(1) Returns the square root of the value designated at (S), and stores the operation result in the device number designated at (D).

$\sqrt{\text { (S) }}=$| (D) |
| :---: |
| Integer part |
| Decimal fraction part |

(2) Values that can be designated at (S) are BCD values with a maximum of 4 digits (from 0 to 9999 ).
(3) The operation results of (D) and (D)+1 are stored as their respective BCD values of between 0 and 9999.
(4) Operation results are rounded off from the fifth decimal place.

For this reason, the fourth decimal place has an error of $\pm 1$.

## BDSQR

(1) Calculates the square root of the values designated by (S) and (S) +1 and stores the results at the device designated by (D).

(2) BCD value of a maximum of 8 digits ( 0 to 99999999 ) can be designated by (5) and (5)+1.
(3) The operation results of (D) and (D) +1 are stored as their respective BCD values of between 0 and 9999.
(4) Operation results are rounded off from the fifth decimal place.

For this reason, the fourth decimal place has an error of $\pm 1$.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data specified in (s) is not a BCD value. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program calculates the square root of $B C D$ value 1325 and outputs the integer part to the $4 B C D$ digits from Y50 to Y5F, and the decimal fraction part to the $4 B C D$ digits from $Y 40$ to $Y 4 F$.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 1 | LD | SM400 |  |
| 1 3 | MOV BSOR | H1325 DO | D0 |
| 6 | MOV | D1 | K4Y50 |
| 8 | MOV | D2 | K4Y40 |

[Operation]

(2) The following program calculates the square root of $B C D$ value 74625813 and outputs the integer part of the result to the $4 B C D$ digits at $Y 50$ to $Y 5 F$, and the decimal fraction part to the $4 B C D$ digits from $Y 40$ to $Y 4 F$.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 1 | DMOV | H74625813 | D0 |
| 4 | BDSQR | D0 D2 |  |
| 7 | MOV | D2 K4Y50 |  |
| 9 | MOV | D3 K4Y40 |  |
| 11 | END |  |  |

[Operation]


### 7.12.29 $\mathrm{BSIN}, \mathrm{BSINP}$


(S) : Data of which the SIN (sine) value is obtained or the number of the device where the data is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG! | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| ( 5 | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

(1) Calculates the SIN (sine) value of value (angle) designated by © , and stores the sign of the operation result in the device designated at ( $($ ) and the operation result in the devices designated at $(\mathbb{D}+1$ and (D) +2 .

$$
\operatorname{SIN}(\mathrm{S})=\begin{array}{ccc}
\mathrm{B} & (\mathrm{D} & (\mathrm{D}+1 \\
\operatorname{Sign} & \text { Integer part } & \text { Decimal fraction part } \\
\hline
\end{array}
$$

(2) The value designated at (S) is a BCD value which can be between 0 and 360 degrees (in units of degrees).
(3) The sign for the operation result stored in (D) will be " 0 " if the result is a positive value, and " 1 " if the result is a negative value.
(4) The operation results stored in (D)+1 and (D)+2 are BCD values between -1.000 and 1.000.
(5) Operation results are rounded off from the fifth decimal place.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data specified in (s) is not a BCD value. <br> The data specified in (s) is not within the range from 0 to 360 . | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points of the device specified in (D) exceed those of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The program example below calculates the SIN of 3-digit BCD data designated by X20 to X 2 B , and outputs a 1-digit $B C D$ part to the integer part from $Y 50$ to Y 53 , and a 4-digit $B C D$ fraction part from Y 40 to Y 4 F .
Y 60 is turned ON if the results of the operation are negative. (If a value has been set at X 20 to X 2 F that is greater than 360 , it will be adjusted to be in the range from 0 to 360.)
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |  |
| 1 | B/ | K3X20 | H360 | D10 |
| 5 | BSIN | D11 | D20 |  |
| 8 | MOV | D21 | K1Y50 |  |
| 11 | MOV | D22 | K4Y40 |  |
| 13 | $\llcorner\mathrm{L}$ | D20. 0 |  |  |
| 14 | OUT | Y60 |  |  |
| 15 | END |  |  |  |

[Operations involved when value designated by X 20 to X 2 B is 590 ]


### 7.12.30 вcos, вcosp


(S) : Data of which the $\operatorname{COS}$ (cosine) value is obtained or head number of the devices where the data is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

(1) Calculates COS (cosine) value of value (angle) designated by © , then stores the sign for the operation result in the word device designated by (D), and the operation result in the word device designated by (D) +1 and (D) +2 .

$$
\cos (S)=\text { Sign } \operatorname{Integer} \text { part. Decimal fraction part }
$$

(2) The value designated at (S) is a BCD value which can be between 0 and 360 degrees (in units of degrees).
(3) The sign for the operation result stored in (D) will be " 0 " if the result is a positive value, and " 1 " if the result is a negative value.
(4) The operation results stored in (D) +1 and (D) +2 are $B C D$ values between -1.000 and 1.000 .
(5) Operation results are rounded off from the fifth decimal place.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data specified in (s) is not a BCD value. <br> The data specified in (s) is not in the range from 0 to 360 . | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points of the device specified in (D) exceed those of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program calculates the cosine of the data designated by the $3 B C D$ digits from $X 20$ to $X 2 B$ and outputs the integer part of the result to $1 B C D$ digit from Y50 to Y53, and the decimal fraction part of the result to the $4 B C D$ digits from Y40 to Y4F.
Y 60 is turned ON if the results of the operation are negative.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |  |
| 5 | B/ BCOS | K3X20 D11 | H360 D20 | D10 |
| 8 | MOV | D21 | K1Y50 |  |
| 11 | MOV | D22 | K4Y40 |  |
| 13 | LD | D20. 0 |  |  |
| 14 | OUT | Y60 |  |  |

[Operations involved when value designated by X 20 to X 2 B is 430 ]


### 7.12.31 btan, btanp

Basic
Hishome
formance
Proces
LCPU

(s) : Data of which the TAN (tangent) value is obtained or head number of the devices where the data is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J..1! |  | U!IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  | - |

## Function

(1) Calculates TAN (tangent) value for value (angle) designated by © , and stores the sign for the operation result in the word device designated by (D), and the operation result in the word device designated by (D)+1 and (D) +2 .
(2) The value designated at (S) is a BCD value which can be between 0 and 360 degrees (in units of degrees).
(3) The sign for the operation result stored in (D) will be " 0 " if the result is a positive value, and " 1 " if the result is a negative value.
(4) The operation results stored at (D) +1 and $(D)+2$ are $B C D$ values within the range of from -57.2901 and 57.2902 .
(5) Operation results are rounded off from the fifth decimal place.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data specified in <br> (s) is not a BCD value. <br> The data specified in <br> (S) is not in the range from 0 to 360 . <br> The data specified in <br> (s) is $90^{\circ}$ or $270^{\circ}$. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points of the device specified in (D) exceed those of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program calculates the tangent of the data stored in the 3 BCD digits from X 20 to X 2 B , and stores the integer part of the results in the 4 BCD digits from Y50 to Y53, and the decimal fraction part in the 4 BCD digits from Y40 to Y4F.
Y60 is turned ON if the results of the operation are negative.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |  |
| 5 | B/ | K3x20 |  | D10 |
| 5 | $\underline{D}=$ | D11 | ${ }_{\text {H290 }}$ |  |
| 8 | OR= | 011 | H270 |  |
| 11 | OUT | M1 |  |  |
| 12 | LD | M1 |  |  |
| 13 | BTAN | D11 | D20 |  |
| 16 | MOV | 021 | K1Y50 |  |
| 19 | MOV | D22 | K4Y40 |  |
| 21 | LD | D20. 0 |  |  |
| 22 | OUT | Y60 |  |  |
| 23 | END |  |  |  |

Processes so that the input angle is within $360^{\circ}$ (1) )
Uses Ml as an interlock so that operation will not be executed if an input angle is $90^{\circ}$ or $270^{\circ}$

Executes TAN operation (2))
Outputs the integer part of the operation result to a display device (3))

Outputs the decimal fraction part of the operation result to a display device (4)

Outputs the sign of the operation result by ON or OFF (5)
[Operations involved when X20 to X2B designate a value of 390]


### 7.12.32 ${ }_{\text {bASIN, BASINP }}$


(S) : Number of the device where data of which the $\mathrm{SIN}^{-1}$ (inverse sine) value is obtained is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | Ja! |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - | - |

## Function

(1) Returns the $\mathrm{SIN}^{-1}$ (inverse sine) value of the value designated by (S) and stores operation results (angles) at device designated by (D).

$$
\left.\begin{array}{cccc} 
& \text { (S) } & \text { (S) }+1 & \text { (S) }+2 \\
\operatorname{SiN}^{-1}\left(\begin{array}{c}
\text { Sign } \\
\\
\end{array}\right. & \text { Integer part } & \text { Decimal fraction part }
\end{array}\right)=\text { (D) }
$$

(2) A sign for the operation data is set at (S).

If the operation data is a positive value, this is set at " 0 ", and if it is a negative value, it is set at " 1 ".
(3) The part before the decimal point and fraction part are stored at (S) +1 and $(5)+2$ respectively, as BCD values. (Settings can be between 0 and 1.0000.)
(4) Operation results stored at (D) are BCD values between 0 and 90 degrees, and 270 and 360 degrees (degree units).
(5) Calculation results are a value from which the decimal fraction part has been rounded.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The data specified in (s) is not a BCD value. <br> The data specified in (s is not within the range from -1.0000 to 1.0000. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points of the device specified in (s exceed those of the <br> corresponding device. | - | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program performs a $\mathrm{SIN}^{-1}$ operation on the sign (positive when XO is OFF, and negative when XO is ON ), the BCD 1-digit integer part from X30 to X33 and the BCD 4-digit decimal fraction part from X20 to X2F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | K0 |  |
| 1 | MOV | K1 | D0 |
| 3 | LDI | x0 |  |
| 4 | MOV | K0 | D0 |
| 6 | LD | SM400 |  |
| 7 | MOV | K1x30 | D1 |
| 10 | MOV | K4×20 | D2 |
| 12 | LD $=$ | D1 | K1 |
| 15 | AND<> | D2 | K0 |
| 18 | OR> | D1 | K1 |
| 21 | OUT | MO |  |
| 22 | LDI | MO |  |
| 23 26 | EASI | D0 | K4Y40 |

[Operations involved when X20 to X33 designates value of 0.4753 ]


### 7.12.33 bacos, bacosp


(S) : Number of the device where data of which the $\mathrm{COS}^{-1}$ (inverse cosine) value is obtained is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U!G: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | - |  |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - |  |

## Function

(1) Returns the $\operatorname{COS}^{-1}$ (inverse cosine) value of the value designated by © , and stores operation results at device designated by (D).

|  | (S) | (S) +1 | (S) +2 |
| :---: | :---: | :---: | :---: |
| $\cos ^{-1}$ | Sign | Integer part | Decimal fraction part |

(2) A sign for the operation data is set at (s).

If the operation data is a positive value, this is set at " 0 ", and if it is a negative value, it is set at " 1 ".
(3) The part before the decimal point and fraction part are stored at (s) +1 and (S) +2 respectively, as BCD values.
(Settings can be between 0 and 1.0000.)
(4) The operation results stored at (D) will be a BCD value in the range of between 0 and $180^{\circ}$ (degree units).
(5) Calculation results are a value from which the decimal fraction part has been rounded.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The operation data specified in (s) is not a BCD value. <br> The operation data specified in (5) is not in the range from -1.0000 to 1.0000 . | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The points of the device specified in (s) exceed those of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs a $\operatorname{COS}^{-1}$ operation on the sign (positive when $X 0$ is OFF, and negative when $X 0$ is $O N$ ), the BCD 1-digit integer part from X 30 to X 33 and the BCD 4-digit decimal fraction part from X 20 to X 2 F , and outputs the calculated angle in $4 B C D$ digits from $Y 40$ to $Y 4 F$.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 0$ |  |
| 1 | MOV | K1 | D0 |
| 3 | LD | $\times 0$ |  |
| 4 | MOV | K0 ${ }_{\text {K }}$ | D0 |
| 7 | MOV | K1 310 | D1 |
| 10 | MOV | K4×20 | D2 |
| 12 | LD $=$ | D1 | K1 |
| 15 | AND ¢ ${ }^{\text {ch }}$ | D2 | K0 |
| 18 | OR> | D1 | K1 |
| 21 | OUT | MO |  |
| 22 23 | $\stackrel{\text { LDI }}{ }$ | MO |  |
| 26 26 | BACOS END | DO | K4Y40 |

[Operations involved if X 0 and X 20 to X 33 designate a value of -0.7650 ]


### 7.12.34 batan, batanp

High
Process
Redundant
Universal
LCPU

(S) : Number of the device where data of which the TAN $^{-1}$ (inverse tangent) value is obtained is stored (BCD 4 digits)
(D) : Head number of the devices where the operation result will be stored (BCD 4 digits)

| Setting Data | Internal Devices |  | R, ZR | Jा? |  | UIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - |  |

## Function

(1) Performs TAN ${ }^{-1}$ (inverse tangent) on value designated by © and stores operation results (angles) at device designated by (D).

$$
\begin{array}{cccc} 
& \text { S } & \text { S }+1 & \text { (S) }+2 \\
\operatorname{TAN}^{-1}\left(\begin{array}{ll}
\text { Sign } & \text { Integer partt } \\
& \text { Decimal fraction part }
\end{array}\right)=\text { (D) }
\end{array}
$$

(2) A sign for the operation data is set at (S). If the operation data is a positive value, this is set at " 0 ", and if it is a negative value, it is set at " 1 ".
(3) The part before the decimal point and fraction part are stored at (S) +1 and (S) +2 respectively, as BCD values. (Values from 0 to 9999.9999 can be set.)
(4) Operation results stored at (D) are BCD values between 0 and 90 degrees, and 270 and 360 degrees (degree units).
(5) Calculation results are a value from which the decimal fraction part has been rounded.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | LTCPU |  |  |  |  |  |
| 4101 | The points of the device specified in (S) exceed those of the <br> corresponding device. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program performs a TAN ${ }^{-1}$ operation on the sign (positive when XO is OFF, and negative when XO is ON ), the BCD 4-digit integer part from X20 to X2F and the BCD 4-digit decimal fraction part from X30 to X3F, and outputs the calculated angle in 4 BCD digits from Y40 to Y4F.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 1 | LD | X0 K 1 | D0 |
| 1 | LDI | X0 | D0 |
| 4 | MoV | K0 | D0 |
| 6 | LD | SM400 |  |
| 7 | MOV | K4×20 | D1 |
| 9 | MOV | K4×30 |  |
| 11 14 | BATANP END | D0 | K4Y40 |

[Operations involved when X0 and X20 to X2F designate a value of 1.2654]


### 7.13 Data Control Instructions

### 7.13.1 LIMIT, LIMITP, DLIMIT, DLIMITP


(51) : Lower limit value (minimum output threshold value) (BIN 16/32 bits)
(22) : Upper limit value (maximum output threshold value) (BIN 16/32 bits)
(33) : Input value to be controlled by the upper and lower limit control (BIN 16/32 bits)
(D) : Head number of the devices where the output value controlled by the upper and lower limit control will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | Jा! |  | U\|G! | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (22) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (33) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## LIMIT

(1) Controls the output value to be stored at the device designated by (D) by checking whether the input value (BIN 16 bits) designated by (3) is within the range of upper and lower limit values specified by (51) and (52) or not.
Output value is controlled in the way shown below:

- When (51 Lower limit value

$\qquad$ .(51) Lower limit value $\rightarrow$ (D) Output value
- When (S2) Upper limit value
.(s2) Upper limit value
$\rightarrow$ (D) Output value
- When (51 Lower limit value

(D) $\rightarrow$ Output value
(2) Values in the range from -32768 and 32767 can be designated at (51), (52), and (33).
(3) When control based only on upper limit values is performed, the lower limit value designated at (51) is set at "-32678".
(4) When control based only on lower limit values is performed, the upper limit value designated at ©2 is set at "32767".


## DLIMIT

(1) The function controls the output value to be stored at the device designated by (D), (D)+1) by checking whether the input value (BIN 32 bits) designated by (33, (33) +1 ) is within the range of upper and lower limit values specified by (51), (31) +1 ) and ((2), (32)+1) or not.

|  | (51) +1 (51) | (33) +1 (33) |  | (51) +1 (51) | (D)+1 (D) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - When | Lower limit value | Input value |  | Lower limit value | Output value |
|  | (32) +1 (32) | (33) +1 (33) |  | (32) +1 (32) | (D) +1 (D) |
| - When | Upper limit value | Input value |  | Upper limit value | Output value |
|  | (51) +1 (51) | (33) +1 (33) | (2) +1 (32) | (33) +1 (33) | (D) +1 (D) |
| - When | Lower limit value | Input value | Upper limit value | Input value | Output value |



Value designated by (S1) +1 , (S1)
(2) The values designated by ((51), (31) +1 ), ((2), (32) +1 ), or (33), (33 +1 ) are within the range of -2147483648 to 2147483647.
(3) To perform controls based only on the upper limit value, set the lower limit value designated by (51, (51) +1 ) to "-2147483648".
(4) To perform controls based only on the lower limit value, set the upper limit value designated by ((22), (32+1) to "2147483647".

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The lower limit value specified in (31) is greater than the upper limit value <br> specified in (22. | - | - | - | - | - |

## Program Example

(1) The following program conducts limit controls from 500 to 5000 on the data set as BCD values from X20 to X2F, and stores the result at D1 when X0 is turned ON.
[Ladder Mode]
[List Mode]

| Step |  | Instruction |  | Device |  |  |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | LD | K0 |  |  |  |  |
| 1 | BINP | K4X20 | D0 |  |  |  |
| 4 | LIMITP | K500 | K5000 | D0 | D1 |  |
| 9 | END |  |  |  |  |  |

[Operation]

- D1 becomes 500 if D0 $<500$.

Example $\mathrm{D} 0=400 \rightarrow \mathrm{D} 1=500$

- D1 becomes the value of D0 when $500 \leqq \mathrm{D} 0 \leqq 5000$.

Example $\mathrm{D} 0=1300 \rightarrow \mathrm{D} 1=1300$

- D1 becomes 5000 when 5000 < D0.

Example $\mathrm{D} 0=9600 \rightarrow \mathrm{D} 1=5000$
(2) The following program conducts limit value controls from 10000 to 1000000 on the data set as BCD values from X 20 to X 3 F when XO is turned ON .
[Ladder Mode]

[List Mode]

[Operation]

- (D11, D10) become 10000 if (D1, D0) are less than 10000.

Example (D1, D0) $=400 \rightarrow(D 11, D 10)=10000$

- (D11, D10) become the value of (D1, D0) if $10000 \leqq(D 1, D 0) \leqq 1000000$.


## Example (D1, D0) $=345678 \rightarrow(\mathrm{D} 11, \mathrm{D} 10)=345678$

- (D11, D10) become 1000000 if $1000000<(D 1, D 0)$.

Example (D1, D0) $=9876543 \rightarrow($ D11, D10 $)=1000000$

## 


(S1) : Lower limit value of dead band (no output band) (BIN 16/32 bits)
(s2) : Upper limit value of dead band (no output band) (BIN 16/32 bits)
(33) : Input value to be controlled by a dead band control (BIN 16/32 bits)
(D) : Head number of the devices where the output value controlled by the dead band control will be stored (BIN 16/32 bits)

| Setting Data | Internal Devices |  | R, ZR | Jut |  | UWIG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (52) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (53) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## BAND

(1) Controls the output value to be stored at the device designated by © by checking whether the input value (BIN 16 bits) designated by (33) is within the range of dead band upper and lower limit values specified by (51) and (32) or not. Output value is controlled in the way shown below:

- When (51) Lower limit value $>$ (53) Input value $\qquad$ (S3) Input value -
Lower limit value
Output value
- When (52) Upper limit value < (53) Input value
(S3) Input value
Upper limit value
(D) Output value
- When (S1) Lower limit value $\leqq$ (S3) Input value $\leqq$ (S2) Upper limit value $\ldots \ldots .0 \rightarrow$ (D) Output value
Output value (D)

(2) The values that can be designated by (51), (32), and (33) are in the range of from -32768 to 32767 .
(3) The output value stored at (D) is a signed 16 -bit BIN value. Therefore, if the operation results exceed the range of from -32768 to 32767 , the following will take place:

$$
\text { When : } \begin{cases}\text { Dead band lower limit value (31)...................................................................................... }\end{cases}
$$

$$
\text { Output value }=-32768-10=8000_{\mathrm{H}^{-}} \mathrm{A}_{\mathrm{H}}=7 \mathrm{FF} 6_{\mathrm{H}}=32758
$$

## DBAND

(1) Controls the output value to be stored at the device designated by (D) by checking whether the input value (BIN 32 bits) designated by (③), (33)+1) is within the range of dead band upper and lower limit values specified by (51), (51) +1 ) and (②), (32) +1 ) or not.

Output value is controlled in the way shown below:


Output value (D)+1, (D)

(2) The values designated by (①), (51)+1), (②), (32)+1), or (③), (33)+1) are within the range of from -2147483648 to 2147483647.
(3) The output value stored at (D), (D) +1 is a signed 32 -bit BIN value. Therefore, if the operation results exceed the range of from -2147483648 to 2147483647 , the following takes place:

$$
\begin{aligned}
& \text { When : }\{\quad \text { Dead band lower limit value ((51), (51)+1) ............... } 1000 \\
& \text { Input value (33, (33+1) ............................................ } 2147483648 \\
& \text { Output value }=-2147483648-1000=80000000_{H}-000003 E 8_{\mathrm{H}} \\
& =7 \text { FFFFC18 }{ }_{\mathrm{H}}=2147482648
\end{aligned}
$$

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> $\mathbf{Q 0 0 /}$ <br> $\mathbf{Q 0 1}$ | $\mathbf{Q n H}$ | $\mathbf{Q n P H}$ | $\mathbf{Q n P R H}$ | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The lower limit value specified in (S1) is greater than the upper limit value <br> specified in (22). | - | - | - | - | LCPU |

## Program Example

(1) The following program performs the dead band control by applying the lower and upper limits of 0 and 1000 for the data set in BCD at X20 to X2F and stores the result of control at D1 when X0 is turned ON.
[Ladder Mode]

[List Mode]

[Operation]

- " 0 " is stored at D 1 if $0 \leqq \mathrm{D} 0 \leqq 1000$.

$$
\begin{array}{|l|}
\hline \text { Example } \\
\mathrm{D} 0
\end{array} 0500 \rightarrow \mathrm{D} 1=0
$$

- The value of (D0) - 1000 is stored at D1 if $1000<$ D0.

$$
\begin{array}{|l|}
\hline \text { Example } \\
\mathrm{D} 0
\end{array}=7000 \rightarrow \mathrm{D} 1=6000
$$

(2) The following program performs the dead band control by applying the lower and upper limits of -10000 and 10000 for the data set at D0 and D1 and stores the result of control at D10 and D11 when X0 is turned ON [Ladder Mode] [List Mode]

[Operation]

- The value (D1, D0) - (-10000) is stored at (D11, D10) if (D1, D0) $<(-10000)$.

Example (D1, D0) $=-12345 \rightarrow(D 11, D 10)=-2345$

- The value 0 is stored at (D11, D10) if $-10000 \leqq(D 1, D 0) \leqq 10000$.

Example (D1, D0) $=6789 \rightarrow($ D11, D10 $)=0$

- The value (D1, D0) -10000 is stored at (D11, D10) if $10000<(D 1, D 0)$.

Example (D1, D0 $)=50000 \rightarrow(D 11, D 10)=40000$

### 7.13.3 ZONE, ZONEP, DZONE, DZONEP

indicates an instruction symbol of ZONE/DZONE.

| ZONE, DZONE ${ }^{\text {a }}$ | Command | $\square$ | (3) | (2) | (3) | ( ${ }^{\text {d }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ZONEP, DZONEP ¢ | Command | $\square \mathrm{P}$ | (3) | (2) | (3) | (D) |


| : Negative bias value to be added to an input value (BIN 16/32 bits) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| : Positive bias value to be added to an input value (BIN 16/32 bits) |  |  |  |  |  |  |  |  |  |
| : Input value used for a zone control (BIN 16/32 bits) |  |  |  |  |  |  |  |  |  |
| : Head number of the devices where the output value controlled by the zone control will be stored (BIN 16/32 bits). |  |  |  |  |  |  |  |  |  |
| Setting Data | Internal Devices |  | R, ZR | J!a! |  | U:..\|G:.. | Zn | Constants K, H | Other |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (s2) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (33) | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

## ZONE

(1) Adds bias value designated by (51) or (52) to input value designated by (33), and stores at device number designated by (D). Bias values are calculated in the following manner:

- When (S3) Input value $<0 \ldots . .$. (S3) Input value + (S1) Negative bias value $\rightarrow$ (D) Output value

- When (S3) Input value $>0 \ldots \ldots$. (S3) Input value + (S2) Positive bias value $\rightarrow$ (D) Output value Positive bias value ( (S2) ) Output value (D)) Input value ( (S3) )
(2) The values that can be designated by (53), (52), and (33) are in the range of from -32768 to 32767 .
(3) The output value stored at (D) is a signed 16-bit BIN value. Therefore, if the operation results exceed the range of -32768 to 32767 , the following will take place:

$$
\begin{aligned}
& \text { When: }\left\{\begin{array}{r}
\text { Negative bias value (51).....................................-100 } \\
\text { Input value (33.......................................................................... }
\end{array}\right. \\
& \text { Output value }=-32768+(-100)=8000_{\mathrm{H}}+\text { FF9C }=7 \mathrm{FFC}_{\mathrm{H}}=32668
\end{aligned}
$$

## DZONE

(1) Adds bias value designated by ((51), (31) +1 ) or ((32), (32) +1 ) to input value designated by ( (33), (33 +1 ), and stores the result at device number designated by (D), (D) +1 ).
Addition of the bias value is performed as follows:

|  | (33) +1 (33) |  | (53) +1 (33) |  | (S1) +1 (S1) | (D) +1 (D) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - When | Input value | <0 | Input value | + | Negative bias value | Output value |
|  | (33) +1 (53) |  |  |  |  | (D) +1 (D) |
| - When | Input value | $=0$ |  |  |  | Output value |
|  | (33) +1 (33) |  | (53) +1 (33) |  | (S2) +1 (S2) | (D) +1 (D) |
| - When | Input value | $>0$ | Input value |  | Positive bias value | Output value |


(2) The values designated by (31, (31) +1 ), (32), (32) +1 ), or ((33), (33) +1 ) are within the range of from -2147483648 to 2147483647.
(3) The value stored at ( $(\square),(D+1)$ is a signed 32 -bit BIN value.

Therefore, if the operation results exceed the range of from -2147483648 to 2147483647 , the following takes place:

$$
\begin{aligned}
& \text { Output value }=-2147483648+(-1000)=80000000_{\mathrm{H}}+\text { FFFFFCC18 }{ }_{\mathrm{H}} \\
& =7 \text { FFFFC18 }=2147482648 .
\end{aligned}
$$

## Operation Error

(1) There is no operation error in the ZONE $(P)$ or $\operatorname{DZONE}(\mathrm{P})$ instruction.

## Program Example

(1) The following program performs zone control by applying negative and positive bias values of -100 to 100 for the data set at D0 and stores the result of control at D1 when X0 is turned ON.
[Ladder Mode]

[List Mode]


## [Operation]

- The value (D0) + (-100) is stored at D1 if D0 $<0$.

Example $\mathrm{D} 0=-200 \rightarrow \mathrm{D} 1=-300$

- The value 0 is stored at D1 if D0 $=0$.
- The value of (D0) +100 is stored at D1 if $0<\mathrm{D} 0$.

Example $\mathrm{D} 0=700 \rightarrow \mathrm{D} 1=800$
(2) The following program performs zone control by applying negative and positive bias values of - 10000 to 10000 for the data set at D0 and D1 and stores the result of control at D10 and D11 when X1 is turned ON.
[Ladder Mode]
[List Mode]


## [Operation]

- The value (D1, D0) $+(-10000)$ is stored at (D11, D10) if $(D 1, D 0)<0$.

Example (D1,D0) $=-12345 \rightarrow(D 11, D 10)=-22345$

- The value 0 is stored at (D11, D10) if $(D 1, D 0)=0$.
- The value (D1, D0) + 10000 is stored at (D11, D10) if $0<(D 1, D 0)$.

Example (D1,D0) $=50000 \rightarrow(\mathrm{D} 11, \mathrm{D} 10)=60000$

### 7.13.4 SCL, SCLP, DSCL, DSCLP



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.
indicates an instruction symbol of SCL/DSCL.

(51) : Input values for scaling or head number of the device where input values are stored(BIN $16 / 32$ bits)
(82) : Head number of the devices where scaling conversion data are stored(BIN 16/32 bits)
(D) : Head number of the devices where output values depending on scaling are stored(BIN 16/32 bits).

| Setting Data | Internal Devices |  | R, ZR | J..1: |  | U:1G: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (32) | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| (D) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | - | - |

## Function

## SCL(P)

(1) This instruction executes scaling for the scaling conversion data (16-bit data units) specified by (22) with the input value specified by (51), and then stores the operation result into the devices specified by (D).
The scaling conversion is executed based on the scaling conversion data stored in the device specified by (22) and up.


(2) If the value does not result in an integer, this instruction rounds the value to the whole number.
(3) Set the $X$ coordinate of the scaling conversion data in ascending order.
(4) Set the input value (51) within the range of the scaling conversion data (within the range of (52) devices).
(5) If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.
(6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.

## DSCL(P)

(1) This instruction executes scaling for the scaling conversion data (32-bit data units) specified by (32) with the input value specified (31), and then stores the operation result into the devices specified by (D).
The scaling conversion is executed based on the scaling conversion data stored in the device specified by (2) and up.
Scaling conversion data component

| Setting item |  | Device assignment |
| :---: | :---: | :---: |
| Number of coordinate points |  | (S2) +1 , (S2) |
| Point 1 | Xcoordinate | (S2) +3 , (S2) +2 |
|  | Y coordinate | (S2) +5, (S2) +4 |
| Point 2 | X coordinate | (S2) 77 , (S2) +6 |
|  | Y coordinate | (S2) +9 , (S2) +8 |
|  | : |  |
| Point n | X coordinate | (S2) $+4 n-1$, (S2) $+4 n-2$ |
|  | Y coordinate | (S2) $+4 n+1$, (52) $+4 n$ |

specified by (S2)

specified by (S2).
(2) If the value does not result in an integer, this instruction rounds the value to the whole number.
(3) Set the $X$ coordinate of the scaling conversion data in ascending order.
(4) Set the input value (31) within the range of the scaling conversion data (within the range of (32) and (32) +1 devices).
(5) If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.
(6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.

## Point ${ }^{\rho}$

(1) There are two searching methods that depend on whether SM750 is on or off.

| SM750 | Searching method | Range of number of searches |
| :--- | :--- | :--- |
| OFF | Sequential search | $1 \leqq$ Number of times $\leqq 32767$ |
| ON | Binary search | $1 \leqq$ Number of times $\leqq 15$ |

(2) When the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also changes. The number of searches determines the processing speed. Fewer number of serches make the processing run faster.
(a) If the data processing speed with the sequential search rises:

If the number of coordinates is highest and the input value (51) is within the coordinate range from 1 to 15 point, the number of sequential searches will be 15 or smaller. Therefore, the data processing speed with the sequential search will rise.
(b) If the data processing speed with the binary search rises:

If the maximum number of searches is 15 and the input value (51) is out of the coordinate range, 16 or over, the number of binary searches will be equal to the number of sequential numbers or smaller. Therefore, the data processing speed with the binary search will rise.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The X coordinates of the scaling conversion data positioned before the point specified in (51) are not set in ascending order. (However, this error is not detected when SM750 is on.) <br> The input value specified in (S1) is not within the range of the scaling conversion data set. <br> The number of $X$ and $Y$ coordinates of the device specified in (2) is not within the range from 1 to 32767. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The number of $X$ and $Y$ coordinates of the device specified in (2) is not within the specified range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes scaling for the scaling conversion data of which the devices specified at D100 and up are set with the input value specified at D0, and then outputs the data at D20.
[Ladder Mode]
[List Mode]

[Operation]
Scaling conversion data component

| Setting item |  | Device | Setting contents |
| :---: | :---: | :---: | :---: |
| Number of coordinate points |  | D100 | K5 |
| Point 1 | X coordinate | D101 | K5 |
|  | Y coordinate | D102 | K13 |
| Point 2 | X coordinate | D103 | K10 |
|  | Y coordinate | D104 | K15 |
| Point 3 | X coordinate | D105 | K17 |
|  | Y coordinate | D106 | K13 |
| Point 4 | X coordinate | D107 | K20 |
|  | $Y$ coordinate | D108 | K8 |
| Point 5 | X coordinate | D109 | K25 |
|  | Y coordinate | D110 | K22 |



### 7.13.5 scL2, SCL2P, DSCL2, DSCL2P



- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.
indicates an instruction symbol of SCL2/DSCL2.

(S1) : Input values for scaling or head number of the device where input values are stored(BIN 16/32 bits)
(s2) : Head number of the devices where scaling conversion data are stored(BIN 16/32 bits)
(D) : Head number of the devices where output values depending on scaling are stored(BIN 16/32 bits).

| Setting Data | Internal Devices |  | R, ZR | गा! |  | UIG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (31) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (22) | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| (D) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |  | - | - |

## Function

## SCL2(P)

(1) This instruction executes scaling for the scaling conversion data (16-bit data units) specified by (22) with the input value specified by (S1), and then stores the operation result into the devices specified by (D).

The scaling conversion is executed based on the scaling conversion data stored in the device specified by (22) and up.

| Setting item |  | Device assignment |
| :---: | :---: | :---: |
| Number of coordinate points |  | (52) |
| X coordinate | Point 1 | (52) +1 |
|  | Point 2 | (52) +2 |
|  | ! | ! |
|  | Point n | (52) + n |
| Y coordinate | Point 1 | (S2) $+n+1$ |
|  | Point 2 | (52) $+\mathrm{n+2}$ |
|  | ! | ! |
|  | Point n | (52) +2 n |

※n indicates the number of coordinates specified by (S2).

2) If the value does not result in an integer, this instruction rounds the value to the whole number.
(3) Set the $X$ coordinate of the scaling conversion data in ascending order.
(4) Set the input value (51) within the range of the scaling conversion data (within the range of (52) devices).
(5) If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.

## DSCL2(P)

(1) This instruction executes scaling for the scaling conversion data (32-bit data units) specified by (2) with the input value specified (51), and then stores the operation result into the devices specified by (D).

The scaling conversion is executed based on the scaling conversion data stored in the device specified by (22) and up.

| Scaling conversion data component |  |  |
| :---: | :---: | :---: |
| Setting item |  | Device assignment |
| Number of coordinate points |  | (S2) +1 , (S2) |
| Xcoordinate | Point 1 | (52) +3, (S2) +2 |
|  | Point 2 | (52) +5, (52) +4 |
|  | ! | ! |
|  | Point n | (52) $+2 n+1$, (S2) $+2 n$ |
| Y coordinate | Point 1 | (S2) $+22+3$, (S2) $+2 \mathrm{n}+2$ |
|  | Point 2 | (S2) $+22+5$, (S2) $+2 n+4$ |
|  | ! | ! |
|  | Point n | (S2) $+4 n+1$, (S2) $+4 n$ |


※n indicates the number of coordinates
specified by (S2).
(2) If the value does not result in an integer, this instruction rounds the value to the whole number.
(3) Set the $X$ coordinate of the scaling conversion data in ascending order.
(4) Set the input value (51) within the range of the scaling conversion data (within the range of (32) and (32) +1 devices).
(5) If some specified points have same $X$ coordinates, the $Y$ coordinate data of the highest point number will be output.
(6) Specify the number of coordinate points of scaling conversion data from 1 to 32767.

## Point ${ }^{P}$

When the coordinates of the scaling conversion data are set in ascending order, the searching methods change from one to the other depending on the SM750 status. Therefore, the processing speed also change. The number of searches determines the processing speed. Fewer number of searches make the processing run faster. For details, refer to Page 560, Section 7.13.4.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The X coordinates are not set in ascending order. <br> The input value specified in (51) is not within the range of the scaling conversion data set. <br> The number of $X$ and $Y$ coordinates of the device specified in (22) is not within the range from 1 to 32767. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The number of $X$ and $Y$ coordinates of the device specified in (s2) exceeds the specified range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program executes scaling for the scaling conversion data of which the devices specified at D110 and up are set with the input value specified at D0, and then outputs the data at D200.

## [Ladder Mode]

## [List Mode]



| Step |  | Instruction |
| :---: | :--- | :--- |
| 0 | LD |  |
| 1 | SCL2 |  |
| 5 | END |  |
|  |  |  |


| Device |  |
| :---: | :---: |
| $\begin{aligned} & M 100 \\ & 00 \end{aligned}$ | D110 |

## [Operation]

| Setting item |  | Device | Seting contents |
| :---: | :---: | :---: | :---: |
| Number of coordinate points |  | D110 | K5 |
| Xecoroinite | Point 1 | D111 | K7 |
|  | Point 2 | D112 | K13 |
|  | Point 3 | D113 | K15 |
|  | Point 4 | D114 | K18 |
|  | Point 5 | D115 | K20 |
| Yooodinde | Point 1 | D116 | K-14 |
|  | Point 2 | D117 | K-7 |
|  | Point 3 | D118 | K-15 |
|  | Point 4 | D119 | K-11 |
|  | Point 5 | D120 | K-18 |



### 7.14 File register switching instructions


(S) : Block number data used to change the block number or the number of the device where the block number data is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U! | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  |  |  | - |

## Function

(1) Changes the file register block number used in the program to the block number stored in the device designated at (S). Following the block number change, all file registers used in the sequence program are processed to the file register of the block number after the change.

Example When switching block number from block No. 0 to block No. 1
Processing executed to file registers


Point ${ }^{9}$
When a file register $(R)$ is refreshed and the block No. of the file register is switched with the RSET instruction, follow restrictions.
For the restrictions on file registers, refer to Page 119, Section 3.10.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | The block number specified in (s) does not exist. | - | - | - | - | - |
| 4101 | There is no file register for the specified block No. | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program compares R0 of block No. 0 and R0 of block No. 1.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 1 | RSETP MOVP | K0 Do |
| 5 | RSETP | K1 |
| 7 | MOVP | R0 D1 |
| 9 | LD $=$ | D0 D1 |
| 12 | OUT | Y0 ${ }^{\text {d }}$ |
| 13 16 | LDく | D0 ${ }_{\text {Y41 }}$ |
| 17 | LD> | D0 D1 |
| 20 | OUT | Y42 |
| 21 | END |  |

[Operation]


### 7.14.2 QDRSET, QDRSETP


(S) : Character string data of the drive No./file name in which the file register is set, or head number of the devices where the character string data is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:..IG: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Changes the file register file name used in the program to the file name being stored at the device designated by (S). After the file names have been changed, all the file registers being used by the sequence program process the file register of the renamed file.
The block No. of the file register of the renamed file is 0 .
Block number switches are performed by the RSET instruction.
Example When switching from Drive No. 1/File name B to Drive No. 3/File name A

(2) Drive number can be designated from 1 to 4.
(The drive number cannot be designated as drive 0 (program memory).)
Note that available drives vary depending on the CPU module used.
Refer to the manual of the CPU module and check the drives that can be specified.
(3) It is not necessary to designate the extension (.QDR) with the file name.
(4) A file name setting can be deleted by designating the NULL character $\left(00_{\mathrm{H}}\right)$ for the file name.
(5) File names designated with this instruction will be given priority even if a drive number and file name have been designated in the parameters.

## Point ${ }^{\circ}$

1. If the file name is changed with the QDRSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN. To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QDRSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.
2. For refreshing a file register, do not change the file name of the file register with the QDRSET instruction. For restrictions on file registers, refer to Page 119, Section 3.10.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | $\mathbf{Q n P H}$ | QnPRH | QnU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The file name does not exist at the drive number specified in (S) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program compares RO of ABC in block No. 1 and RO of DEF in block No. 1.
[Ladder Mode]


## [List Mode]

\begin{tabular}{|c|c|c|}
\hline Step \& Instruction \& Device <br>
\hline 0 \& LD \& ${ }^{\text {XO }}$ <br>
\hline 6 \& Move \& R0 ABC" DO <br>
\hline 8 \& QDPSETP \& "1: DEF" <br>
\hline 15 \& LD= \& ${ }_{\text {D }}$ <br>
\hline 18 \& OUT \& Y40 <br>
\hline 19 \& LDS \& D0 ${ }_{\text {Y41 }}$ D1 <br>
\hline 23 \& L0) \& D0 D1 <br>
\hline 26

27 \& OUT \& Y42 <br>
\hline
\end{tabular}

[Operation]


### 7.14.3 QCDSET, QCDSETP


(S) : Character string data of the drive No./file name in which the comment file is set, or head number of the devices where the character string data is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J1\% |  | U\|G\% | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Changes the file register file name used in the program to the file name being stored at the device designated by (S). After the file name change, comment data being used by the sequence program perform processing in relation to the comment data of the file name after the change.

Example When switching from Drive No. 1/File name B to Drive No. 4/File name B

(2) Drive number can be designated from 1 to 4.
(The drive number cannot be designated as drive 0 (program memory).)
Note that available drives vary depending on the CPU module used.
Refer to the manual of the CPU module and check the drives that can be specified.
(3) It is not necessary to designate the extension (.QCD) with the file name.
(4) A file name setting can be deleted by designating the NULL character $\left(00_{H}\right)$ for the file name.
(5) File names designated with this instruction will be given priority even if a drive number and file name have been designated in the parameters.

## Point ${ }^{\circ}$

If the file name is changed with the QCDSET instruction, the file name returns to the name specified by the parameter when the CPU module is switched from STOP to RUN.
To maintain the file name even after the CPU mode is changed from STOP to RUN, execute the QCDSET instruction with the SM402 special relay, which turns ON during one scan when the CPU enters from STOP to RUN mode.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The file name does not exist at the drive number specified in (s). | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program switches object file to file name $A B C$. QCD at drive No. 1 when $X 0$ is $O N$, and to DEF. QCD at drive No. 3 when X 1 is ON .
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD ${ }_{\text {OCDSETP }}$ | ${ }^{\times 1} 1: A B C$ " |
| 1 | QCDSETP | $x 1: A B C$ |
| 7 | QCDSETP | "4 DEF" |
| 12 | END |  |

## Caution

(1) This instruction will not be executed even when the execution command of this instruction is ON while SM721 (file access in execution) is ON for the Universal model QCPU and LCPU. Execute this instruction when SM721 is OFF.
(2) For the LCPU, when drive 2 (SD memory card) is specified as the drive number, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

### 7.15 Clock instructions

### 7.15.1 DATERD, DATERDP


(D) : Head number of the devices where the read clock data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jा] |  | U\|G: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

(1) Reads "year, month, day, hour, minute, second, and day of week" from the clock element of the CPU module and stores it as BIN value to the device designated by (D) or later device.

(2) The "year" at (D) is stored as 4-digit year indication.
(3) The "day of week" at (D) +6 is stored as 0 to 6 to represent the days Sunday to Saturday.

| Day of week | Sun | Mon | Tue | Wed | Thu | Fri | Sat |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stored data | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

(4) Compensation is made automatically for leap years.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The range of the device specified by (D) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program outputs the following clock data as BCD values:
Year .................. Y70 to Y7F
Month....................Y68 to Y6F
Day ...............Y60 to Y67
Hour...................Y58 to Y5F
Minute.............Y50 to Y57
Second .............Y48 to Y4F
Week ................Y44 to Y47
[Ladder Mode]


## [List Mode]

| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | SM400 |
| 1 | DATERD | D0 |
| 3 | BCD | D0 K4Y70 |
| 6 | BCD | D1 K2Y68 |
| 9 | BCD | D2 K2Y60 |
| 12 | BCD | D3 K2Y58 |
| 15 | BCD | D4 K2Y50 |
| 18 | BCD | D5 K2Y48 |
| 21 | BCD | D6 K1Y44 |
| 24 | END |  |

[Operation]


### 7.15.2 DATEWR, DATEWRP


(S) : Head number of the devices where clock data to be written into the clock device is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju: |  | U\IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

(1) Writes clock data stored in the device number designated by (S) or later device number to the clock element of the CPU module.

(2) Each item is set as a BIN value.
(3) The "year" at (S) is designated by using four-digit year indication between 1980 to 2079.
(4) © +1 designates the "month" in values of from 1 to 12 (January to December).
(5) (s) +2 designates the "day" in values of from 1 to 31 .
(6) (S) +3 designates the "hour" in values of from 0 to 23 (using 24-hour clock, from 0 hours to 23 hundred hours). (Uses the 24-hour clock.)
(7) © +4 designates the "minute" in values of from 0 to 59 .
(8) (5) +5 designates the "second" in values of from 0 to 59.
(9) (S) +6 designates the "day of week" in values of from 0 to 6 (Sunday to Saturday).

| Day of week | Sun | Mon | Tue | Wed | Thu | Fri | Sat |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stored data | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value outside the setting range has been set for each item. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (s) exceeds the range of the <br> corresponding device. | - | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program writes the following clock data to the clock element as BCD values when X40 is turned ON.

| Year .................X30 to X3F | Hour...................... X18 to X1F |
| :---: | :---: |
| Month...............X28 to X2F | Minute .................... X10 to X17 |
| Day ..................X20 to X27 | Second................... X8 to XF |
| Week ................ X 4 to X7 |  |

[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | $\times 40$ |  |
| 1 | BIN | K4×30 | D0 |
| 4 | BIN | K2X28 | D1 |
| , | BIN | K2 $\times 20$ | D2 |
| 10 | BIN | K2 218 | D3 |
| 13 | BIN | K2×10 | D4 |
| 16 | BIN | K2X8 | D5 |
| 19 | ${ }_{\text {BIN }}^{\text {DITEWRP }}$ | ${ }_{\text {K }}^{\text {K1 }}$ ( ${ }^{\text {P }}$ | D6 |
| 22 24 | $\begin{aligned} & \text { DATEWRP } \\ & \text { END } \end{aligned}$ | D0 |  |

[Operation]


### 7.15.3 DATE , DATE+P



## Function

(1) Adds the time data designated by (52) to the clock data designated by (51), and stores the result into the area starting from the device designated by (D).

| (S1)$\text { (S1) }+1$ | Data range |  |  | Data range |  |  | Data range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hour | (0 to 23) | (52) | Hour | (0 to 23) | (D) | Hour | (0 to 23) |
|  | Minut | (0 to 59) + | (22) +1 | Minut | (0 to 59) | (D) +1 | Minute | (0 to 59) |
| (51) +2 | Second | (0 to 59) | (52) +2 | Second | (0 to 59) | (D) +2 | Second | (0 to 59) |

For example, adding the time 7:48:10 to 6:32:40 would result in the following operation:

|  | (S1) |
| :--- | :---: |
|  | Hour: 6 |
|  | (S1) +1 |
| (S1) +2 | Minute: 32 |
|  | Second: 40 |


$\square$

|  | (D) |
| :--- | :--- |
|  | Hour: 14 |
|  | Minute: 20 |
|  | Se |

(2) If the results of the addition of time exceed 24 hours, 24 hours will be subtracted from the sum to make the final operation result.

For example, if the time 20:20:20 were added to 14:20:30, the result would not be 34:40:50, but would instead be 10:40:50.

|  | Sour: 14 |
| :--- | :--- |
|  | S1) |
|  | Minute: 20 |
|  | Second: 30 |


|  | Hour: 20 |
| :--- | :--- |
|  |  |
|  | (s2) |
| (s2) | Minute: 20 |
|  | Second: 20 |
|  |  |


|  | (D) |
| :--- | :--- |
|  | Hour: 10 |
|  | Minute: 40 |
|  |  |

(D) +2 Second: 50

## Remark

See Page 573, Section 7.15 .2 for further information regarding the data that can be set for hours, minutes, and seconds.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value set for (35) and (2) is not within the setting range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (3), (2) or (1) exceeds the range of <br> the corresponding device. | - | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program adds 1 hour to the clock data read from the clock element, and stores the results in the area starting from D100 when X 20 is ON .
[Ladder Mode]


## [List Mode]


[Operation]

- Time data read operation triggered by DATERDP instruction.

| Clock element | D0 | 95 | Year |
| :---: | :---: | :---: | :---: |
|  | D1 | 5 | Month |
|  | D2 | 15 | Day |
|  | D3 | 10 | Hour |
|  | D4 | 23 | Minute Time data |
|  | D5 | 41 | Second |
|  | D6 | 2 | Day of week |

- Addition triggered by DATE +P instruction.

| D3 | Hour: 10 | + | D10 | Hour: 1 | $\square$ | D100 D10 D102 | Hour: 11 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D4 | Minute: 23 |  | D11 | Minute: 0 |  |  | Minute: 23 |
| D5 | Second: 41 |  | D12 | Second: 0 |  |  | Second: 41 |

### 7.15.4 DATE, DATE-P

(51) : Head number of the devices where the clock time data to be adjusted by substraction is stored (BIN 16 bits)
(2) : Head number of the devices where time data to be subtracted for adjustment is stored (BIN 16 bits)
(D) : Head number of the devices where the result of subtraction of clock (time) data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | UWIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (52) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

(1) Subtracts the time data designated by (52) from the clock data designated by (51), and stores the result into the area starting from the device designated by (D).

| (S1)$\begin{aligned} & \text { S(1) }+1 \\ & \text { S1 }+2 \end{aligned}$ | Data range |  |  | Data range |  |  | Data range |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hour | (0 to 23) | (S2) | Hour | (0 to 23) | (D) | Hour | (0 to 23) |
|  | Minute | (0 to 59) - | (52) +1 | Minute | (0 to 59) | (D) +1 | Minute | (0 to 59) |
|  | Second | (0 to 59) | (S2) +2 | Second | (0 to 59) | (D) +2 | Second | (0 to 59) |

For example, if the clock time 3:50:10 were subtracted from the clock time 10:40:20, the operation would be performed as follows:

| $(51)$ | Hour: 10 |
| :--- | :---: |
|  | (S1) |
| (S1) | Minute: 40 |
|  | Second: 20 |


| (\$2) | Hour: 3 |
| :---: | :---: |
|  | Minut: 50 |
|  | Second 10 |

$\square$

| (D) | Hour: 6 |
| :--- | :---: |
|  |  |
|  | Minute: 50 |
|  | Secend 10 |

(2) If the subtraction results in a negative number, 24 will be added to the result to make a final operation result.

For example, if the clock time 10:42:12 were subtracted from 4:50:32, the result would not be $-6: 8: 20$, but rather would be 18:8:20.

| (31) | Hour: 4 |  | (52) | Hour: 10 | (D) | Hour: 18 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (S1) +1 | Minute: 50 | - | (52) + | Minute: 42 | (D) +1 | Minute: 8 |
| (51) +2 | Second: 32 |  | (S2) | Second: 12 | (D) +2 | Second: 20 |

## Remark

See Page 573, Section 7.15 .2 for further information regarding the data that can be set for hours, minutes, and seconds.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> $\mathbf{Q 0 0 /}$ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value set for (31) and (2) is not within the setting range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (3), (22) or (ㄷ) exceeds the range of <br> the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program subtracts the time data stored in devices starting from D10 from the clock data read from the clock element when X1C is turned ON, and stores the result at devices starting from R10.
[Ladder Mode]
[List Mode]


## [Operation]

- Time data read operation triggered by DATERDP instruction.

| Clock device | D100 | 95 | Year |
| :---: | :---: | :---: | :---: |
|  | D101 | 4 | Month |
|  | D102 | 20 | Day |
|  | D103 | 3 | Hour |
|  | D104 | 21 | Minute Time data |
|  | D105 | 20 | Second |
|  | D106 | 1 | Day of week |

- Subtraction as triggered by DATE-P instruction (when 10 hours, 40 minutes, and 10 seconds have been designated by D10 to D12).

|  | D103 |
| :--- | :---: |
|  | Hour: 3 |
| D104 | Minute: 21 |
|  | Second: 20 |
|  |  |

3:21:20-10:40:10


|  | R10 |
| :--- | :---: |
| Rour: 16 |  |
|  | Minute: 41 |
| R12 | Second: 10 |
|  |  |

16:41:10

### 7.15.5 SECOND, SECONDP

Basic Hig
High
Process
Redundan
Universa
LCPU

(S) : Head number of the devices where the clock data before conversion is stored (BIN 16 bits)
(D) : Head number of the devices where the clock data after conversion will be stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U!GIM | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (D) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | - |  |

## Function

(1) Converts the time data stored in the area starting from the device designated by © to seconds and stores the conversion result into the device designated by (D).


For example, if the value were 4 hours, 29 minutes, and 31 seconds, the conversion would be made as follows:


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | LCPPU |  |  |  |  |  |
| 4101 | The range of the device specified by (S exceeds the range of the <br> corresponding device. | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program converts the clock time data read from the clock element into second when X20 is turned ON, and stores the result at D100 and D101.
[Ladder Mode]
$\left.\left\lvert\, \begin{array}{cc} \\ 6 & \text { [SECONDP D13 } \\ & \\ & \\ & \text { D100] }\end{array}\right.\right]$
[List Mode]


## HOUR, HOURP

## [Operation]

- Time data read operation triggered by DATERDP instruction.

| Clock device | D10 | 95 | Year |
| :---: | :---: | :---: | :---: |
|  | D11 | 4 | Month |
|  | D12 | 20 | Day |
|  | D13 | 20 | Hour |
|  | D14 | 21 | Minute Time data |
|  | D15 | 23 | Second |
|  | D16 | 5 | Day of week |

- Conversion to seconds as triggered by the SECONDP instruction.

| D13 | 20 | $\square$ D101,D100 |  |
| :---: | :---: | :---: | :---: |
| D14 | 21 |  | 73283 |
| D15 | 23 |  |  |

### 7.15.6 HOUR, HOURP


(S) : Head number of the devices where clock data before conversion is stored (BIN 32 bits)
(D) : Head number of the devices where the clock data after conversion will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Јil |  | U:IG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Converts the data in seconds stored in the device number designated by (S) to an hour/minute/second format, and stores the conversion result into the area starting from the device designated by (D).


For example, if 45325 seconds were the value designated, the conversion operation would be conducted as follows:


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value set for (s) is not within the setting range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (1) exceeds the range of the <br> corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program converts the seconds stored at D0 and D1 into an hour, minute, second format, and stores the result at devices starting from D100 when X20 is turned ON.
[Ladder Mode]
[List Mode]


## [Operation]

- Conversion to hour minute, and second format by the HOURP instruction (when the value 40000 seconds has been designated by D1 and D0).

7.15.7 $\mathrm{DT}=, \mathrm{DT}<>, \mathrm{DT}>, \mathrm{DT}<=, \mathrm{DT}<, \mathrm{DT}>=$

- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.



## Function

(1) This instruction compares the date data specified by (51) with those specified by (32), or the date data specified by (51) with current date data. Setting n can determine the data to be compared.
(a) Comparison of given date data

- This instruction treats the date data specified by (31) and (s2) as a normally open contact, and then compares the data in accordance with the value of $n$.


Data range
$1980 \sim 2079$
$(\sim 12)$
$(\sim 31)$

(b) Comparison of current date data
- This instruction treats the date data specified by (51) and the current date data as a normally open contact, and then compares the data in accordance with the value of $n$.
- Time data specified by (22) is treated as dummy data, and is ignored.



## Point ${ }^{8}$

When either (51) or (52) corresponds to any of the following in comparing given or current date data with given date data, the operation error (error code: 4101) or a malfunction may occurs.

- The range of the devices to be used for the index modification is specified over the range of the device specified by (51) or (52).
- File registers are specified by (51) or (32) without a register set.
(2) This instruction sets BIN values for each item.
(3) This instruction sets the year of four digits selected from 1980 to 2079 with the BIN value specified by (51) or (22).
(4) This instruction sets the month selected from 1 to 12 (January to December) with the BIN value specified by (51) +1 or (22) +1 .
(5) This instruction sets the day selected from 1 to 31 (1st to 31 st ) for with the BIN value specified by (51) +2 or (22) +2 .
(6) This instruction specifies the following values at n so that the data to be compared can be specified.

The bit configuration specified at n is as follows.
This instruction specifies 0 at bits from 3 rd to 14 th.
The instruction will be non-conductive status without specifying 0 regardless of the operation result.

(a) Date data to be compared (from 0 to 2nd bit)

- 0: Does not compare specified date data (year/month/day).
- 1: Compares specified date data (year/month/day).
(b) Operation data to be compared (15th bit)
- 0: Compares the date data specified by (51) with the date data specified by (52).
- 1: Compares the date data specified by (51) with the current date data.
- Ignores the date data specified by (82).
(c) The following table shows processing details of bits to be compared.

| $n$ value for comparison of specified date data with given date data | n value for comparison of specified date data with current date data | Date to be compared | Processing details |
| :---: | :---: | :---: | :---: |
| $0^{0001}{ }_{H}$ | $8001_{\mathrm{H}}$ | Day | Comparison of days (\$1)+2) |
| $0^{0002}{ }_{\text {H }}$ | $8^{8002}{ }_{\text {H }}$ | Month | Comparison of months (\$1+1) |
| $0003_{H}$ | $8003_{\mathrm{H}}$ | Month, day | Comparison of months (S1) +1 ) and days (S1) +2 ) |
| $0^{0004}{ }_{H}$ | $8^{8004}{ }_{H}$ | Year | Comparison of years (\$1) |
| $0^{0005}{ }_{\text {H }}$ | $8005_{\mathrm{H}}$ | Year, day | Comparison of years (\$1) and days (S1) +2 ) |
| $0^{0006}{ }_{H}$ | $88006 \%_{H}$ | Year, month | Comparison of years (S1) and months (\$1)+1) |
| $0^{0007}{ }_{\text {H }}$ | $88007^{\text {H }}$ | Year, month, day | Comparison of years (S1), months (S1) +1 ), and days (S1)+2) |
| Other than $0001_{\mathrm{H}}$ to | 0007 ${ }_{\mathrm{H}}, 8001_{\mathrm{H}}$ to $8007_{\mathrm{H}}$ | No objects | No comparison of years (S1), months (S1) +1 ), and days (S1)+2) (Non-conductive) |

(7) If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Even if they are not recognized as date data but the range of the devices is within the setting range, SM709 will not be turned on.

Moreover, if the range of devices specified by (51) to (51)+2 or (52) to (52)+2 exceeds the range of specified devices, SM709 will be turned on after the instruction execution and no-conductive status will be made.
Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.
(8) The following table shows the comparison operation results for each instruction.

| Instruction symbols in | Condition | Comparison operation result | Instruction symbols in | Condition | Comparison operation result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DT= | (31) $=$ (52) | Conductive status | DT= | (51) $=$ (2) | No-conductive status |
| DT<> | (51) $\neq$ (22) |  | DT<> | (22) $=$ (51) |  |
| DT> | (31) $>$ (52) |  | DT> | (51) $\leqq$ (2) |  |
| DT<= | (51) $\leqq$ (2) |  | DT<= | (31) > (2) |  |
| DT< | (51) < (52) |  | DT< | (31) $\geqq$ (2) |  |
| DT>= | (51) $\geqq$ ( 22$)$ |  | DT>= | (51) < (2) |  |

(a) The following figure shows the comparison example of dates.


The following table shows the conductive states resulting from performing the comparison operation of the dates A , $B$, and $C$ shown above.
Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

| Comparison <br> objects | Comparison condition |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{A}<\mathbf{B}$ | $\mathbf{B}<\mathbf{C}$ | $\mathbf{A}<\mathbf{C}$ |
| Day | $\bigcirc$ | $\times$ | $\times$ |
| Month | $\times$ | $\bigcirc$ | $\times$ |
| Month, day | $\times$ | $\bigcirc$ | $\times$ |
| Year | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Month, day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Year, month | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Year, month, day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| No objects | $\times$ | $\times$ | $\times$ |

O: Conductive $\times$ : No-conductive

## DT=, DT<>, DT>, DT<=, DT<, DT>=

(b) Even if the dates to be compared do not exist practically, this instruction executes the comparison operation for the objects with the settable dates in accordance with the following condition.

- Date A: 2006/02/30 (This date is settable, though it does not exist.)
- Date B: 2007/03/29
- Date C: 2008/02/31 (This date is settable, though it does not exist.)

| Comparison <br> objects | $\mathbf{3 y y}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{A}<\mathbf{B}$ | $\mathbf{B}<\mathbf{C}$ | $\mathbf{A}$ Comparison condition |
| Day | $\times$ | $\times$ | $\bigcirc$ |
| Month | $\times$ | $\times$ | $\times$ |
| Month, day | $\bigcirc$ | $\times$ | $\bigcirc$ |
| Year | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Month, day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Year, month | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Year, month, day | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| No objects | $\times$ | $\times$ | $\times$ |

: Conductive $\times$ : No-conductive

## Operation Error

(1) There is no operation error in the $\mathrm{DT}=, \mathrm{DT}<>, \mathrm{DT}>, \mathrm{DT}<=, \mathrm{DT}<$, or $\mathrm{DT}>=$ instruction.

## Program Example

(1) The following program compares the data stored in D0 with the data (year, month, and day) stored in D10, and makes Y33 be conductive status when the data stored in D0 meet the data stored in D10.
[Ladder Mode]

## [List Mode]



(2) The following program compares the data stored in D0 with the current date data (year and month), and makes Y33 be conductive status when the data stored in D0 do not meet the current date data, when M0 is turned on.
[Ladder Mode]
[List Mode]


(3) The following program compares the data stored in D0 with the data (year and day) stored in D10, and makes Y33 be conductive status when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.
[Ladder Mode]
[List Mode]

(4) The following program compares the data stored in D0 with the current date data (year), and makes Y33 be conductive status when the value of the current date data is the data value stored in D0 or larger.
[Ladder Mode]

[List Mode]


### 7.15.8 TM=, TM<>, $T M>, T M<=, T M<, T M>=$

- QnU(D)(H)CPU, QnUDE(H)CPU: The serial number (first five digits) is "10102" or later.

(S1) : Head number of the devices where the data to be compared are stored (BIN 16 bits)
(s2) : Head number of the devices where the data to be compared are stored (BIN 16 bits)
$\mathrm{n} \quad$ : Value of the data to be compared or the number of the stored data to be compared (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|..IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| (32) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

## Function

(1) This instruction compares the clock data specified by (51) with those specified by (51), or the clock data specified by (31) with the current time data. Setting n determines the data to be compared.
(a) Comparison of given clock data

- This instruction treats the clock data specified by (51) and the clock data specified by (51) as a normally open contact, and compares the data in accordance with the value of $n$.

(b) Comparison of current time data
- This instruction treats the clock data specified by (51) and the current time data as a normally open contact, and compares the data in accordance with the value of $n$.
- This instruction treats the clock data specified by (S1) as dummy data and ignores the data.



## Point ${ }^{P}$

When either (51) or (51) corresponds to any of the following conditions in comparing given or current time data with specified clock data, the operation error (error code: 4101) or a malfunction may occurs.

- The range of the devices to be used for the index modification is specified over the range of the device specified by (S1) or (51).
- File registers are specified by (51) or (51) without a register set.
(2) This instructions set BIN values for each item.
(3) This instructions sets the time selected from 0 to 23 (midnight to 23 o'clock) with the BIN value specified by (51) or (51). (Uses the 24-hour clock.)
(4) This instructions sets the minute selected from 0 to 59 ( 0 to 59 minutes) with BIN value specified by (51) +1 or (51) +1 .
(5) This instructions sets the second selected from 0 to 59 ( 0 to 59 seconds) with BIN value specified by (51) +2 or (51) +2 .
(6) This instructions specifies the following values at n so that the data to be compared can be specified.

The bit configuration specified at n is as follows.
This instruction specifies 0 at bits from 3rd to 14th. The instruction will be non-conductive status without specifying 0 regardless of the operation result.

(a) Clock data to be compared (from 0 to 2 nd bit)

- 0: Does not compare specified clock data (hour/minute/second).
- 1: Compares specified clock data (hour/minute/second).
(b) Operation data to be compared (15th bit)
- 0: Compares the clock data specified by (51) with the clock data specified by (51).
- 1: Compares the clock data specified by (51) with the current time data. Ignores the clock data specified by (31).
(c) The following table shows processing details of bits to be compared.

| n value for comparison of pecified clock data with given clock data | $\mathbf{n}$ value for comparison of specified clock data with current time data | Time to be compared | Processing details |
| :---: | :---: | :---: | :---: |
| $0001_{\text {H }}$ | $8001_{\text {H }}$ | Second | Comparison of seconds (\$1)+2) |
| $0^{0002}{ }_{H}$ | $8^{8002}{ }_{\text {H }}$ | Minute | Comparison of minutes ( $(11+1$ ) |
| $0^{0003}{ }_{H}$ | $8003{ }_{H}$ | Minute, second | Comparison of minutes ((S1) +1 ) and seconds days (51) +2 ) |
| $0^{0004}{ }_{H}$ | $88004^{\text {H }}$ | Hour | Comparison of hours (①) |
| $0^{0005}{ }_{H}$ | $8005_{\mathrm{H}}$ | Hour, second | Comparison of hours (51) and seconds (51)+2) |
| $0^{0006}{ }_{H}$ | $8006{ }_{H}$ | Hour, minute | Comparison of hours (S1) and minutes (S1) +1 ) |
| $0^{0007}{ }_{\text {H }}$ | $8007{ }_{\text {H }}$ | Hour, minute, second | Comparison of hours ((91), minutes ((91) +1 ), and seconds (51)+2) |
| $\begin{aligned} & \text { Other than } 0001_{\mathrm{H}} \text { to } 0007_{\mathrm{H}}, \\ & \qquad 8001_{\mathrm{H}} \text { to } 8007_{\mathrm{H}} \end{aligned}$ |  | No objects | No comparison of hours (S1), minutes (S1) +1 ), and seconds (\$1+2) (Non-conductive) |

(7) If the data stored in the devices to be compared are not recognized as date data, SM709 will be turned on after the instruction execution and no-conductive status will be made. Once SM709 is turned on, on-status will be retained till when the CPU modules are reset or powered off. Therefore, turn off SM709 if necessary.
Moreover, if the range of devices specified by (51) to (51)+2 or (51) to (51)+2 exceeds the range of specified devices, SM709 will be turned on and no-conductive status will be made.
(8) The following table shows the comparison operation results for each instruction.

| Instruction symbols in | Condition | Comparison operation result | Instruction symbols in | Condition | Comparison operation result |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TM $=$ | (51) $=$ (52) | Conductive status | TM $=$ | (51) $\neq$ (s2) | No-conductive status |
| TM<> | (51) $\neq$ (52) |  | TM<> | (52) $=$ (51) |  |
| TM> | (51) $>$ (52) |  | TM> | (51) $\leqq$ (52) |  |
| TM<= | (51) $\leqq$ (52) |  | TM<= | (51) $>$ (52) |  |
| TM< | (51) < (52) |  | TM< | (51) $\geqq$ (s2) |  |
| TM>= | (51) $\geqq$ (52) |  | TM>= | (51) < (52) |  |

(a) The following figure shows the comparison example of time.


The following table shows the conductive states resulting from performing the comparison operation of the dates A , $B$, and $C$ shown above.
Even if the objects to be compared are under the same condition, the comparison operation results vary depending on the objects selected.

| Comparison objects | Comparison condition |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{A}<\mathbf{B}$ | $\mathbf{B}<\mathbf{C}$ | $\mathbf{A}<\mathbf{C}$ |
| Second | $\bigcirc$ | $\times$ | $\times$ |
| Month | $\times$ | $\bigcirc$ | $\times$ |
| Month, day | $\times$ | $\bigcirc$ | $\times$ |
| Hour | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Hour, second | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Hour, minute | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Hour, minute, second | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| No objects | $\times$ | $\times$ | $\times$ |

$\bigcirc$ : Conductive $\times$ : No-conductive

## Operation Error

(1) There is no operation error in the $T M=, T M<>, T M>, T M<=, T M<$, or $T M>=$ instruction.

## Program Example

(1) The following program compares the data stored in D0 with the data (hour, minute, and second) stored in D10, and makes Y33 be conductive status when the data stored in D0 meet the data stored in D10.
[Ladder Mode]
[List Mode]

(3) The following program compares the data stored in D0 with the data (hour and second) stored in D10, and makes Y33 be conductive status when the data value stored in D10 is smaller than the data value stored in D0, when M0 is turned on.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | MO |  |
| 1 | ANDTM | D0 | D10 |
| 5 | OUT | Y33 |  |
| 6 | END |  |  |

(4) The following program compares the data stored in D0 with the current time data (hour), and makes Y33 be conductive status when the value of the current time data is the data value stored in D0 or larger.

## [Ladder Mode]



## [List Mode]

| Step |  | Instruction | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | MO |  |
| 1 | ORTMK | DO | D10 |
| 5 | OUT | H8004 |  |
| 6 | END | $Y 3$ |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

### 7.16 Expansion Clock Instructions

### 7.16.1

S.DATERD, SP.DATERD


- High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.

(D) : Head number of the devices where the read clock data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jा! |  | UIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

(1) Reads "year, month, day, hour, minute, second, day of the week, and millisecond" from the clock element of the CPU module, and stores it as BIN value into the device specified by (D) or later device.

|  | $\stackrel{(D)}{(D)+1}$ | Year | $\begin{aligned} & (1980 \text { to } 2079) \\ & (1 \text { to } 12) \end{aligned}$ |
| :---: | :---: | :---: | :---: |
|  |  | Month |  |
|  | (D) +2 | Day | (1 to 31) |
|  | (D) +3 | Hour (24-hour clock) | (0 to 23) |
| Clock element $\square$ | (D) +4 | Minute | (0 to 59) |
|  | (D) +5 | Second | (0 to 59) |
|  | (D) +6 | Day of week | (0 to 6) |
|  | (D) +7 | Millisecond | (0 to 999) |

(2) The "year" at (D) is stored as 4-digit year indication.
(3) The "day of the week" at (D) +6 is stored as 0 to 6 to represent the days Sunday to Saturday.

| Day of week | Sunday | Monday | Tuesday | Wednesday | Thursday | Friday | Saturday |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stored data | 0 | 1 | 2 | 3 | 4 | 5 | 6 |

(4) Compensation is made automatically for leap years.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The range of the device specified by (©) exceeds the range of the <br> corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program outputs the following clock data as BCD values:

Year. $\qquad$ .Y70 to Y7F
Month Y68 to Y6F
Day. Y60 to Y67
Hour..................Y58 to Y5F
Minute...............Y50 to Y57
Second .............Y48 to Y4F
Week ................Y44 to Y47
Millisecond........Y38 to Y43
[Ladder Mode]

|  | $\begin{gathered} \text { Su400 } \\ \checkmark \end{gathered}$ | [SP. DATERD |  | D0 <br> K4Y70 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $[B C D$ | D0 |  |  | Outputs "Year" |
|  |  | $[B C D$ | D1 | K2Y68 |  | Outputs "Month" |
|  |  | $[B C D$ | D2 | K2Y60 |  | Outputs "Day" |
|  |  | $[B C D$ | D3 | K2Y58 |  | Outputs "Hour" |
|  |  | $[B C D$ | D4 | K2Y50 |  | Outputs "Minute" |
|  |  | $[B C D$ | D5 | K2Y48 |  | Outputs "Second" |
|  |  | $[\mathrm{BCD}$ | D6 | K1Y44 |  | Outputs "Day of Week" |
|  |  | $[B C D$ | D7 | K3Y38 |  | Outputs "Millisecond" |
| 31 |  |  |  | [END | ] |  |

[List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | LD | SM400 |  |
| 7 | ${ }_{\text {SP }}$ D DATERD | D0 | D0 ${ }_{\text {KYY70 }}$ |
| 10 | BCD | D1 | K2Y68 |
| 13 | BCD | D2 | K2Y60 |
| 16 | BCD | D3 | K2Y58 |
| 19 | BCD | D4 | K2Y50 |
| 22 | BCD | D5 | K2Y48 |
| 25 | ${ }^{\text {BCD }}$ | D6 | K1Y44 |
| ${ }_{31}^{28}$ | BCD END | D7 | K3Y38 |

[Operation]


## Caution

(1) This instruction reads clock data and stores those to a specified device even if a wrong clock data is set to the CPU module. (example: Feb. 30th)
When setting clock data with the DATEWR instruction or GX Developer, make sure to set a correct data.
(2) Time error of reading a clock data of millisecond is a maximum of 2 ms . (Difference between the data memorized by clock element inside of the CPU module and the data read by this function.)
(3) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
(a) Digit specification: K4
(b) Head of device: multiple of 16

When the above conditions (a) and (b) are not met, INSTRCT CODE ERR.
(error code: 4004) will occur.

### 7.16.2 s.DATE+, SP.DATE+



- High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.



## Function

(1) Adds the time data designated by (22) to the clock data designated by (31), and stores the result into the area starting from the device designated by (D).

| (51)$\text { (S1) }+1$ |  | Setting data (0 to 23) | (s2) |  | Setting data (0 to 23) | (D) |  | Setting data(0 to 23) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Hour |  |  | Hour |  |  | Hour |  |
|  | Minute | (0 to 59) | $\text { (S2) }+1$ | Minute | (0 to 59) | (D) +1 | Minute | (0 to 59) |
| (51) +2 | Second | (0 to 59) | + (52) +2 | Second | (0 to 59) | (D) +2 | Second | (0 to 59) |
| (51) +3 | - |  | (52) +3 | - |  | + +3 | - |  |
| (51) +4 | Millisecond | (0 to 999) | (52) +4 | Millisecond | (0 to 999) | (D) +4 | Millisecond | (0 to 999) |

For example, adding the time 7:48:10:500 to 6:32:40:875 would result in the following operation:



(2) If the results of the addition of time exceed 24 hours, 24 hours will be subtracted from the sum to make the final operation result.
For example, when the time 20:20:20:500 is added to 14:20:30:875, the result is not 34:40:51:375, but 10:40:51:375.

| (51) <br> (51) +1 <br> (51) +2 | Hour: 14 | + | $\begin{aligned} & (52) \\ & (52)+1 \\ & (52)+2 \end{aligned}$ | Hour: 20 |  | (D) | Hour: 10 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Minute: 20 |  |  | Minute: 20 | $\square$ | (D) +1 | Minute: 40 |
|  | Second: 30 |  |  | Second: 20 |  | (D) +2 | Second: 51 |
| (51) +3 | - |  | (22) +3 | - |  | (D) +3 | - |
| (51) +4 | Millisecond: 875 |  | (52) +4 | Millisecond: 500 |  | (D) +4 | Millisecond: 375 |

## Point?

Devices, (51) +3 , (32) +3 , and (D) +3 are not used for operation.
A clock data read by the S(P).DATERD instruction can be directly added.

| (D) | Hour |
| :---: | :---: |
| (D) +1 | Minute |
| (D) +2 | Second |
| (D) +3 | Day of week |
| (D) +4 | Millisecond |

When the clock data is read by the $S(P)$.DATERD instruction, day of week is inserted between "second" and "millisecond".
If the $S(P)$.DATE + instruction is used to read the clock data,
the data can be directly used for addition since it does not perform
the calculation for the day of a week.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value set for (51) and (22) is not within the setting range. (See <br> Function (1).) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (51), (22) or (1) exceeds the range of <br> the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Caution

(1) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
(a) Digit specification: K4
(b) Head of device: multiple of 16

When the above conditions (a) and (b) are not met, INSTRCT CODE ERR.
(error code:4004) will occur.

## Program Example

(1) The following program adds 1 hour to the clock data read from the clock element, and stores the results into the area starting from D100 when X20 is turned ON.
[Ladder Mode]

[List Mode]

| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 1 | $\begin{aligned} & \text { SP DATERD } \\ & \hline \end{aligned}$ | X20 | D0 |  |
| 7 | MOVP | K1 | D10 |  |
| 9 | MOVP | K0 | D11 |  |
| 11 | MOVP | K0 | D12 |  |
| 13 | MOVP | K0 | D14 |  |
| 15 | SP DATE+ | D3 | D10 | D100 |

## [Operation]

- Time data read operation by the SP.DATERD instruction
Clock element $\qquad$

| D0 | 05 | Year |  |
| :---: | :---: | :---: | :---: |
| D1 | 5 |  |  |
| D2 | 17 | Day |  |
| D3 | 10 | Hour |  |
| D4 | 23 | Minute | Time data |
| D5 | 41 | Second |  |
| D6 | 2 | Day of week |  |
|  | 100 | Millisecon | Time data |

- Addition by the SP.DATE+ instruction

|  | D3 |
| :--- | :---: |
|  | Hour: 10 |
| D4 | Minute: 23 |
| D5 | Second: 41 |
| D6 | 2 (Tuesday) |
| D7 | Millisecond: 100 |


|  | D10 | Hour: 1 |
| :--- | :--- | :---: |
|  | D11 | Minute: 0 |
|  | D12 | Second: 0 |
|  | D13 | - |
|  | D14 | Millisecond: 0 |
|  |  |  |


|  | D100 | Hour: 11 |
| :---: | :---: | :---: |
|  | D101 | Minute: 23 |
| $\Rightarrow$ | D102 | Second: 41 |
|  | D103 | - |
|  | D104 | Millisecond: 100 |

D104 Millisecond: 100

### 7.16.3 s.DATE-, SP.DATE-

- High Performance model QCPU, Process CPU, Redundant CPU: The serial number (first five digits) is "07032" or later.

(S1) : Head number of the devices where the clock time data to be adjusted by substraction is stored (BIN 16 bits)
(52) : Head number of the devices where time data to be subtracted for adjustment is stored (BIN 16 bits)
(D) : Head number of the devices where the result of subtraction of clock (time) data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jul |  | U:IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (32) | - | $\bigcirc$ |  | - |  |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

(1) Subtracts the time data designated by (52) from the clock data designated by (51), and stores the result into the area starting from the device designated by (D).


For example, when the clock time 3:50:10:500 is subtracted from the clock time 10:40:20:875, the operation is performed as follows:

| (51) | Hour: 10 |  | (52) | Hour: 3 |  | (D) | Hour: 6 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (S1) +1 | Minute: 40 |  | (52) +1 | Minute: 50 |  | (D) +1 | Minute: 50 |
| (51) +2 | Second: 20 | - | (52) +2 | Second: 10 | $\sim$ | (D) +2 | Second: 10 |
| (51) +3 | - |  | (52) +3 | - |  | (D) +3 | - |
| (51) +4 | Millisecond: 875 |  | (52) +4 | Millisecond: 500 |  | (D) +4 | Millisecond: 375 |

(2) If the subtraction results in a negative number, 24 will be added to the result to make a final operation result. For example, when the clock time 10:42:12:500 is subtracted from 4:50:32:875, the result is not $6: 8: 20: 375$, but 18:8:20:375.

| (51) | Hour: 4 |
| :---: | :---: |
| (51) +1 | Minute: 50 |
| (51) +2 | Second: 32 |
| (51) +3 | - |
| (51) +4 | Millisecond: 875 |


| (52) | Hour: 10 |
| :---: | :---: |
| (52) +1 | Minute: 42 |
| (22) +2 | Second: 12 |
| (22) +3 | - |
| (2) +4 | Millisecond: 50 |


| (D) | Hour: 18 |
| :---: | :---: |
| (D) +1 | Minute: 8 |
| (D) +2 | Second: 20 |
| (D) +3 | - |
| D +4 | illiscon |

## Point ${ }^{8}$

Devices, (51) +3 , (32) +3 , and (D) +3 are not used for operation.
A clock data read by $\mathrm{S}(\mathrm{P})$.DATERD instruction can be directly subtracted.

| (D) | Hour |
| :---: | :---: |
| (D) +1 | Minute |
| (D) +2 | Second |
| (D) +3 | Day of week |
| (D) +4 | Millisecond |

When the clock data is read by the $S(P)$.DATERD instruction, day of week is inserted between "second" and "millisecond". If the $S(P)$.DATE- instruction is used to read the clock data, the data can be directly used for subtraction since it does not perform the calculation for the day of the week.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value set for (31) and (2) is not within the setting range. (See <br> Function (1).) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (51), (22) or (1) exceeds the range of <br> the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Caution

(1) Specifying digit for the bit device can be used only when the following conditions (a) and (b) are met.
(a) Digit specification: K4
(b) Head of device: multiple of 16

When the above conditions (a) and (b) are not met, INSTRCT CODE ERR. (error code:4004) will occur.

## Program Example

(1) The following program subtracts the time data stored in the area starting from D10 from the clock data read from the clock element when X1C is turned ON, and stores the result into the area starting from D100.

## [Ladder Mode]



## [List Mode]

| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| 0 | SD DATERD | X1C | DO |
| 7 | movp | K10 | D10 |
| 9 | MOVP | K40 | D11 |
| 11 | MOVP | K10 | D12 |
| 13 | MOVP | K500 | D14 |
| 15 23 | SP. DATE- | D3 | D10 |

[Operation]

- Time data read operation by the SP.DATERD instruction

Clock element
$\begin{array}{l|l|l}\text { D0 } & 05 & \text { Year } \\$\cline { 2 - 2 } D1 \& 2 \& Month <br> D2 \& 23 \& Day <br> D3 \& 8 \& Hour <br> D4 \& 42 \& Minute <br> D5 \& 1 \& Second <br> D6 \& 3 \& Day of week <br> D7 \& 997 \& Millisecond\end{array}$\}$ Time data

- Subtraction by the SP.DATE- instruction


22:1:51:497

### 7.17 Program control instructions

(1) Processing when the execution type is converted with the program control instruction is as follows.

| Execution type before change | Executed Instruction |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | PSCAN | PSTOP | POFF | PLOW |
| Scan execution type | No change-remains scan type execution. | Becomes stand-by type. | Output turned OFF in next scan. | Becomes low speed execution type. |
| Initial execution type | Becomes scan execution type. |  | Becomes stand-by type from the next scan after that. |  |
| Stand-by type |  | No change-remains stand-by type | Ignored |  |
| Low speed execution type | Low speed execution type execution is stopped, becomes scan execution type from the next scan. (Execution from step 0) | Low speed execution type execution is stopped, becomes stand-by type from next scan. | Low speed execution type execution is stopped, and output is turned OFF in the next scan. Becomes stand-by type from the next scan after that. | No change -remains low speed execution type. |
| Fixed scan execution type | Becomes scan execution type. | Becomes stand-by type. | Output turned OFF in next scan. <br> Becomes stand-by type from the next scan after that. | Becomes low speed execution type. |

## Point ${ }^{\circ}$

Once the fixed scan execution type program is changed to another execution type, it cannot be returned to the fixed scan execution type.
(2) As program execution type conversions by PSCAN and PSTOP instructions occur at the END processing, such conversions are impossible during program execution.
When different execution types have been set for the same program in the same scan, the execution type will be that specified by the execution switching command that was executed last.

*1: The order of "GHI" and "DEF" program execution is determined by the program settings parameters. Switching from the fixed scan execution type program to the execution type program is performed in the following timing.
(a) For the Universal model QCPU, LCPU

The execution type is changed when the execution of the fixed scan execution type is stopped at the END processing after the program control instruction execution.
(b) Basic model QCPU, High Performance model QCPU, Process CPU, and Redundant CPU

The execution of the fixed scan execution type is stopped at the execution of the program control instruction, and the execution type is changed at the END processing.
(3) When the POFF instruction is executed, the output is turned OFF at the next scan, and the execution type will be the stand-by type at the second next scan and later.
If executed prior to the output OFF processing, the program control instruction is ignored.

### 7.17.1 PSTOP, PSTOPP


(S) : Character string for the name of the program file to be set in the stand-by status or head number of the devices where the character string data is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U...\|G! | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Places the file name program stored in the device designated by (S) in the stand-by status.
(2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the stand-by type.
(3) The specified program is placed in the stand-by status when END processing is performed.
(4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
(5) It is not necessary to designate the extension (.QPG) with the file name.
(Only .QPG files will be acted on.)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The program with the file name specified by (s) does not exist. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 2412 | The program type of the file name specified by © is the SFC program. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (S) exceeds the range of the corresponding device. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program places the program with the file name $A B C$ in the stand-by status when $X 0$ goes $O N$.
[Ladder Mode]
$\left.\begin{array}{lll}0 & \text { [PSTOPP "ABC" }\end{array}\right]$
[List Mode]


### 7.17.2 poff, poffp


(S) : File name of the program to be set in the standby status by turning OFF the output, or the device where the file name is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J!! |  | U:IG: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Changes the execution type of the program with the file name stored in the device designated by (S).

- Scan execution type :Turns OFF outputs at the next scan (Non-execution processing). Programs are set as the stand-by type after the subsequent scan.
- Low speed execution type :Stops the execution of the low speed execution type program and turns OFF outputs at the next scan. Programs are set as the stand-by type after the subsequent scan.
(2) Only the programs stored in the drive No. 0 (program memory) can be set as the stand-by type.
(3) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
(4) It is not necessary to designate the extension (.QPG) with the file name.
(Only .QPG files will be acted on.)


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> $\mathbf{Q 0 0 /}$ <br> Q01 | $\mathbf{Q n H}$ | $\mathbf{Q n P H}$ | $\mathbf{Q n P R H}$ | $\mathbf{Q n U}$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 2410 | LCPU |  |  |  |  |  |
| 4101 | The program with the file name specified by (S) does not exist. <br> corresponding device. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

## Remark

1. Non-execution processing is identical to the processing that is conducted when the condition contacts for the individual coil instructions are in the OFF state.
The operation results for the individual coil instructions following non-execution processing will be as follows, regardless of the ON/OFF status of the individual contacts:

| OUT instruction | ........... | Forced OFF |
| :---: | :---: | :---: |
| SET instruction |  |  |
| RST instruction |  |  |
| SFT instruction |  | Maintains status |
| Basic instruction |  |  |
| Application instruction |  |  |
| PLS instruction |  | Processing identical to when |
| Pulse generation instruction ( 3 P) |  | condition contacts are OFF |
| Current value of low speed/high speed timer |  | 0 |
| Current value of retentive timer |  |  |
| Current value of counter | ............ | Preserves |

## Program Example

(1) The following program makes the program with the file name ABC non-executionable and places it in the standby status when XO is turned ON .
[Ladder Mode]
[List Mode]


### 7.17.3 PSCAN, PSCANP


(S) : File name of the program to be set as a scan execution type, or head number of the devices where the file name is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | Ju: |  | U:IG: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Sets the program whose file name is being stored at the device designated by (S) in the scan execution type.
(2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the scan execution type.
(3) Designated programs assume the scan execution type with END processing.

## Example

When programs $A, B$, and $C$ exist and program A performs "PSCAN" of program D.

(4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
(5) It is not necessary to designate the extension (.QPG) with the file name.
(Only .QPG files will be acted on.)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The program with the file name specified by (s does not exist. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 2504 | The specified file name is the SFC program, and the SFC program for <br> the other file name has been already started. <br> (For the High Performance model QCPU, Process CPU, Redundant <br> CPU) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4101 | The range of the device specified by (s) exceeds the range of the <br> corresponding device. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |
| 4131 | The specified file name is the SFC program, and the SFC program for <br> the other file name has been already started. (Dual activation error of <br> the SFC program) | - | - | - | - | - | - |

## Program Example

(1) The following program sets the program with file name ABC as scan execution type when X 0 is turned ON .
[Ladder Mode]
[List Mode]


| Instruction | Device |
| :---: | :---: |
| $\begin{aligned} & \text { LD } \\ & \text { PSCANP } \\ & \text { FND } \end{aligned}$ |  |

### 7.17.4 PLOW, PLOWP


(s) : File name of the program to be set as a low speed execution type, or head number of the devices where the file name is stored (character string)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U...\|G: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Sets the program whose file name is being stored at the device designated by © in low-speed execution type.
(2) Only the programs stored in the drive No. 0 (program memory/internal RAM) can be set as the low speed execution type.
(3) Designated programs assume the low speed execution type with END processing.

## Example

When programs A, B, and C exist and program A performs "PLOW" of program D. (Assume that the constant scan has been set.)

(4) This instruction will be given priority even in cases when a program execution type has been designated in the parameters.
(5) It is not necessary to designate the extension (.QPG) with the file name. (Only .QPG files will be acted on.)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

$\left.$| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | $\mathbf{\text { LCPU }} \right\rvert\,$

## Program Example

(1) The following program sets the program with file name $A B C$ as low-speed execution type when $X 0$ is turned $O N$.
[Ladder Mode]

[List Mode]


### 7.17.5 рснк



Process
Redundant

Universal

LDPCHK
ANDPCHK
ORPCHK

(5) : File name of the program whose execution status will be checked (character string)

| Setting Data | Internal Devices |  | R, ZR | Jा? |  | U\|G] | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - |  |  |  |  |  |  | $\bigcirc$ | - |

## Function

(1) Checks whether the program of the specified file name is in execution or not (non-execution).
(2) The instruction is in conduction when the program of the specified file name is in execution, and the instruction is in nonconduction when the program is in non-execution.
(3) Specify the file name without an extension (.QPG).

For example, specify "ABC" when the file name is ABC.QPG.

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| 2410 | The program with the specified file name does not exist. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |

## Program Example

(1) Program that keeps Y 10 ON when the program file "ABC.QPG" is being executed.


## Remark

Non-execution indicates that the program execution type is a stand-by type.
Execution indicates that the program execution type is a scan execution type (including during output OFF (during nonexecution processing)), low speed execution type or fixed scan execution type.

## Point ${ }^{\rho}$

The PCHK instruction is in conduction when the program of the specified file name (target program) is in execution, and the instruction is in non-conduction when the program is in non-execution.
When the target program is set to non-execution (stand-by type) with the POFF instruction, the PCHK instruction is in conduction while the non-execution processing of the target program is being performed.
At the END processing of the scan where the non-execution processing is completed, the target program is put into nonexecution (stand-by type), and the PCHK instruction is brought into non-conduction.
Therefore, note that if the PCHK instruction is executed for the program where the non-execution processing has been completed by the POFF instruction, the PCHK instruction may be brought into conduction.

The following chart shows the operation performed when program $A$ executes the POFF instruction of program $B$ and program $C$ executes the PCHK instruction of program $B$ with the programs being executed in order of program $A$, program $B$ and program C .


### 7.18 Other instructions

### 7.18.1 WDT, WDTP

Basic Hith Process Redundant Universal LCPU


| Setting Data | Internal Devices |  | R, ZR | Jा. |  | UIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - |  |  |  |  |  |  |  |  |  |

## Function

(1) Resets watchdog timer during the execution of a sequence program.
(2) Used in cases where the scan time exceeds the value set for the watchdog timer due to prevailing conditions.

If the scan time exceeds the watchdog timer setting value on every scan, change the watchdog timer settings at the peripheral device parameter settings.
(3) Make sure that the setting for t 1 from step 0 to the WDT instruction and the setting for t 2 from the WDT instruction to the END (FEND) instruction do not exceed the setting value of the watchdog timer.

(4) The WDT instruction can be used two or more times during a single scan, but care should be taken in such cases, because of the time required until the output goes OFF during the generation of an error.
(5) Scan time values stored at the special register will not be cleared even if the WDT or WDTP instruction is executed. Accordingly, there are times when the value for the scan time for the special register is greater than the value of the watchdog timer set at the parameters.

## Operation Error

(1) There is no operation error in the WDT( P ) instruction.

## Program Example

(1) The following program has a watchdog timer setting of 200 ms , when due to the execution conditions program execution requires 300 ms from step 0 to the END (FEND) instruction.


## DUTY

### 7.18.2 DUTY


: Number of scans for ON (BIN 16 bits)
: Number of scans for OFF (BIN 16 bits)
(D) : User timing clock (SM420 to SM424, SM430 to M434) (bits)

| Setting Data | Internal Devices |  | R, ZR | J: |  | U:IG: | $\mathbf{Z n}$ | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | - |
| n2 | $\bigcirc$ | $\bigcirc$ |  |  |  |  |  |  | - |
| (D) | $\bigcirc^{* 1}$ | - |  |  |  |  |  |  | - |

*1: Only SM420 to SM424, SM430 to SM434 can be used.

## Function

(1) Turns the user timing clock (SM420 to SM424, SM430 to M434), designated by © , ON for the duration equivalent to the number of scans specified by n 1 , and OFF for the duration equivalent to the number of scans specified by n 2 .

(2) Scan execution type programs use SM420 to SM424, and low speed execution type programs use SM430 to SM434.
(3) The following will take place if both n 1 and n 2 have been set for 0 :
(a) $\mathrm{n} 1=0, \mathrm{n} 2 \geqq 0 \quad$ SM420 to SM424 and SM430 to SM434 will stay OFF.
(b) $\mathrm{n} 1>0, \mathrm{n} 2=0 \quad \mathrm{SM} 420$ to SM424 and SM430 to SM434 will stay ON.
(4) The data designated by $\mathrm{n} 1, \mathrm{n} 2$, and (D) is registered with the system when the DUTY instruction is executed, and the timing pulse is turned ON and OFF by END processing.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The values of n1 and n2 are less than 0. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The device specified in (D) is not from SM420 to SM424 or SM430 to <br> SM434. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program turns SM420 ON for 1 scan, and OFF for 3 scans if XO is ON .
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 0 \\ & 1 \\ & 5 \end{aligned}$ | $\begin{aligned} & L D \\ & \text { DUTY } \\ & \text { BND } \end{aligned}$ | $\begin{aligned} & \hline \\ & \hline \text { Ko } \\ & \text { K1 } \end{aligned}$ | K3 |

[Operation]


### 7.18.3 тІМСнк

- Basic model QCPU: The serial number (first five digits) is "04122" or later.

(51) : Device where the measured current value will be stored (BIN 16 bits)
(32) : Device where the set value of measurement is stored (BIN 16 bits)
(D) : Device to be turned ON at time-out (bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U'IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  |  | - |
| (52) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  | - |
| (D) | $\bigcirc$ | - |  | - |  |  |  |  | - |

## Function

(1) Measures the ON time of the device used as a condition, and turns ON the device specified by (22) if the condition device remains ON for longer than the time set to the device specified by (D).
(2) The current value of the device specified by (51) is cleared to 0 and the device specified by (D) is turned OFF at the leading edge of the execution command.
The current value of the device designated by (51) and the ON status of the device designated by (D) are retained after the execution command turns OFF.
(3) Set the set value of measurement in units of 100 ms .

## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

$\left.$| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | $\mathbf{\text { LCPU }} \right\rvert\,$

## Program Example

(1) Program where the ON time of XO is set to 5 s , the current value storage device to DO , and the device that will turn ON at time-out to Y10.
[Ladder Mode]

## [List Mode]

|  | [TIMCHK DO K50 | Y10] |
| :---: | :---: | :---: | :---: | :---: |


| Step | Instruction |  | Device |
| :---: | :--- | :---: | :---: |
| 0 | LD |  |  |
| 1 | TIMCHK | XO |  |
|  |  |  |  |
| 5 | END |  | K50 |
|  |  |  |  |

### 7.18.4 ZRRDB, ZRRDBP


$\mathrm{n} \quad$ : Serial byte number for the file register to be read (BIN 32 bits)
(D) : Number of the device where the read data will be stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:IG: | Zn | Constants$\mathbf{K}, \mathbf{H}$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | $\bigcirc$ |  |  |  |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ |  |  |  |  |  |  | - | - |

## Function

(1) Reads the serial byte number designated by $n$ that does not signify a block number, and stores at the lower 8 bits of the device designated by (D).

The upper 8 bits designated by (D) will become $00_{\mathrm{H}}$.

(2) The correspondence between file register numbers and serial byte numbers is as indicated below:

(a) If the value of $n$ has been designated as 23560 , the data at the lower 8 bits of ZR11780 will be read.

(b) If the value of n has been designated as 43257 , the data at the upper 8 bits of $Z R 21628$ will be read.


## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The specified device number (serial byte number) exceeds the <br> available range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program reads the lower 8 bits of ZR16000 and the upper 8 bits of ZR16003, and stores them at D100 and D101 when X0 is ON.
[Ladder Mode]
[List Mode]


[Operation]


### 7.18.5 ZRWRB, ZRWRBP


$\mathrm{n} \quad$ : Serial byte number for the file register to be written (BIN 32 bits)
(S) : Number of the device where the data to be written is stored (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | Jい! |  | U'IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | $\bigcirc$ |  |  |  |  |  |  |  | - |
| (S) | $\bigcirc$ |  |  |  |  |  |  |  | - |

## Function

(1) Writes the lower 8 bits of data stored in the device designated by © that does not signify a block number to the file register of the serial byte number designated by $n$.
The upper 8 bits of data in the device designated by are ignored (s).

(2) The correspondence between file register numbers and serial byte numbers is as indicated below:


If $\mathrm{n}=12340$ is specified, the data will be written to the lower 8 bits of $Z R 6170$.


If $n=43257$ is specified, the data will be written to the upper 8 bits of $Z R 21628$.


## Operation Error

(1) In the following case, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4101 | The specified device number (serial byte number) exceeds the <br> available range. | - | - | - | - | - |

## Program Example

(1) The following program writes the data at the lower bits of D100 and D101 to the lower 8 bits of ZR16000 and the upper 8 bits of ZR16003 when X0 is turned ON.
[Ladder Mode]

## [List Mode]



| Step | Instruction | Device |
| :---: | :---: | :---: |
| 0 | LD | X0 |
| $\frac{1}{5}$ | ZRWRBP | $\begin{array}{ll}\text { K32000 } \\ \text { K32007 } & \text { D100 } \\ \text { D101 }\end{array}$ |
| 9 | END | K3200 D101 |

[Operation]


### 7.18.6 ADRSET, ADRSETP


(S) : Number of the device whose indirect address is read out (Device name)
(D) : Head number of the device where the indirect address of the device designated by © will be stored (BIN 32 bits)

| Setting Data | Internal Devices |  | R, ZR | ग। |  | UIG] | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | $\bigcirc$ |  |  | - |  |  |  |  |  |
| (D) | $\bigcirc$ |  |  | - |  |  |  |  |  |

## KEY

## Function

(1) Stores the indirect address of the device designated by (S) at (D) and (D) +1 .

The address stored at the device designated by (D) is used when an indirect device address is performed by the sequence program.

(2) A bit device designation cannot be made at (5).

## Operation Error

(1) There is no operation error in the $\operatorname{ADRSET}(P)$ instruction.

## Remark

See Page 100, Section 3.4 for further information on indirect designations.

### 7.18.7 KEY


(S) : Head number of the devices $(X)$ to which a numeral will be input (bits)
n
: Number of digits of the numeral to be input (BIN 16 bits)
(11) : Head number of the devices where the input numeral will be stored (BIN 16 bits)
(22) Number of the bit device to turn ON at the completion of input (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|IG: | Zn |  | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |  |
| (S) | (Only X) | - |  | - |  |  | - |  |  | - |
| n | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  | $\bigcirc$ |  |  | - |
| (11) | - | $\bigcirc$ |  | - |  |  | - |  |  | - |
| (12) | $\bigcirc$ | $\bigcirc$ |  | $\bigcirc$ |  |  | - |  |  | - |

## Function

(1) Fetches ASCII data from the 8 points of input ( X ) designated by © , converts it to hexadecimal values and stores the result in the area starting from the device designated by (11).


For example, in a case where the number of digits ( $n$ ) of input data has been set at 5 , and the values " $31_{\mathrm{H}}$ ", " $33_{\mathrm{H}}$ ", " $35_{\mathrm{H}}$ ", " $37_{\mathrm{H}}$ " and " $39_{\mathrm{H}}$ " have been input through X10 to X 18 of the input module, the following will take place:

(2) Numerical input to input (X) designated by (S) undergoes bit development at (S) through © +7 and is input as the ASCII code corresponding to the numbers.
ASCII code which can be input is from $30_{H}(0)$ to $39_{H}(9)$, and from $41_{H}(A)$ to $46_{H}(F)$.

(3) After ASCII code is input to (S) to (S) +7 , the strobe signal at (S +8 goes ON to incorporate the designated numbers internally.
The strobe signal should be held at its ON or OFF status for more than one scan of the sequence program.
If this time is less than 1 scan, there will be cases when the data is correctly incorporated.
Execution command $\left(\begin{array}{l}\text { Condition contact for } \\ \text { the execution of KEY } \\ \text { instruction }\end{array}\right)$

Strobe signal (S)+8)
ASCII code input
(S) to (S +7)

(4) Be sure to keep the execution command (condition contact for the KEY instruction) ON until the specified number of digits has been input.
The KEY instruction cannot be executed if the execution command turns OFF.

## KEY

(5) The digits for the numbers actually fetched to (01) will be stored at the device designated by (01), and these will be converted to the ASCII codes input at (D1) +1 and (01) +2 , converted to hexadecimal BIN values, and stored.

(6) The number of digits that can be designated by n is from 1 to 8 .
(7) Fetching of the input data is completed when any of the inputs shown below has been made. At the completion, the bit device designated by (ㅁ) is turned ON.

- When the number of digits specified by n has been input
- When the " $0 \mathrm{D}_{\mathrm{H}}$ " code has been input

For example, the operations at the location designated if $\mathrm{n}=5$ will be as indicated below:

When the designated number of digits are input


When ODh code is input


If input processing is to be performed a second time, it is necessary to clear the number of digits input and the input data stored at (01), and turn OFF the designated device at the user program.
If ([1) is not cleared and (D2) not turned OFF, the next input processing cannot be performed.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 4100 | Lhe device specified in (s) is not an input (X) device. <br> The number of digits specified in $n$ is outside the range from 1 to 8. | - | $\bigcirc$ | $\bigcirc$ | - | - |

## Program Example

(1) The following program fetches data of the 5 or fewer digits from the numerical keypad connected to X20 to X28, and stores it to the area from D0 to D2 when X0 is turned ON.
[Ladder Mode]


## [List Mode]

| Step | Instruction |  | Device |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X0 |  |  |  |
| 1 | ANI | MO |  |  |  |
| 2 3 | SET <br> FMOVP | $\begin{aligned} & \text { MO } \\ & \text { K0 } \end{aligned}$ | D0 | K3 |  |
| 7 | LD | M0 | D | , |  |
| 8 | MOVP | K5 | D10 |  |  |
| 10 | KEY | $\times 20$ | D10 | D0 | M10 |
| 15 16 |  | $\begin{aligned} & \text { M10 } \\ & \text { MO } \end{aligned}$ |  |  |  |
| 116 | $\begin{aligned} & \text { RST } \\ & \text { RST } \end{aligned}$ | $\begin{aligned} & \text { MO } \\ & \text { M10 } \end{aligned}$ |  |  |  |
| 18 | END |  |  |  |  |

[Operation]


### 7.18.8 ZPUSH, ZPUSHP, ZPOP, ZPOPP


(D) : Head number of the devices to/from which contents of an index register are saved/recovered (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U!1G: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (D) | - | $\bigcirc$ |  | - |  |  |  |  |  |

## Function

## ZPUSH

(1) Saves the contents of the following index registers to after the device specified by (D).
(When contents of an index register are saved, (D) +0 (the number of saves made) is increased by 1.)

- Basic model QCPU: Z0 to Z9
- High Performance model QCPU/Process CPU/Redundant CPU: Z0 to Z15
- Universal model QCPU/LCPU: Z0 to Z19
(2) The ZPOP instruction is used for data recovery. Nesting is possible within the ZPUSH to ZPOP cycle.
(3) If nesting has been done, each time the ZPUSH instruction is executed, the field used following (D) will be added to, so a field large enough to accommodate the number of times the instruction will be used should be maintained from the beginning.
(4) The composition of the field used following (D) is as shown below:
- When Basic model QCPU is used

- When using a High Performance model QCPU/Process CPU/Redundant CPU

| (D) +0 | Number of saves |  |
| :---: | :---: | :---: |
| +1 | Z0 | 4 |
| +2 | Z1 |  |
|  |  | 1st nesting <br> (18 words for the 1st nesting) |
| +16 | Z15 |  |
| +17 | Reserved by the |  |
| +18 | system (2 words) |  |
| +19 | Z0 | 4 |
| +20 | Z1 | 2nd nesting |
|  | ! | 侕 |

- When using Universal model QCPU/LCPU



## ZPOP

(1) Recovers the contents saved in the area starting from the device designated by (D) to the index register. (When the saved content is read out to the index register, (D) +0 (the number of saves made) is decreased by 1 .)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SD0.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The operation result of (D) +0 (the number of saves made) is 0 in the ZPOP(P) instruction. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| 4101 | For the $\mathrm{ZPUSH}(\mathrm{P})$ instruction, the range of the device specified by (D), exceeds the range of the corresponding device. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |

## Program Example

(1) The following program saves the contents of the index register to the fields following D0 before calling the subroutine following P0 that uses the index register.
[Ladder Mode]

[List Mode]

| Step |  | Instruction |
| :---: | :--- | :--- |
|  | Device |  |
| 0 | LD | X20 |
| 1 | CALL | P0 |
| 3 | FEND | P0 |
| 4 |  | SM400 |
| 5 | LD | CPUSH |
| 6 | DD |  |
| 8 | LDD | SM400 |
| 9 | ZPPP | D0 |
| 11 | RET |  |
| 12 | END |  |
|  |  |  |

### 7.18.9 UNIRD, UNIRDP

Basic
High
Process Redundant
Universal LCPU

n 1 : Value obtained by dividing the head I/O number of the reading module information source by 16 ( 0 to FFn) (BIN 16 bits)
(D) : Head number of the devices where the module information will be stored (device name)
n2 : The number of points of read data (0 to 256) (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J |  | U:IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n2 | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Reads the module information as much as designated by n 2 from the module designated by n 1 , and stores that information into the area starting from the device designated by (D).
(Reads the status of the actually installed modules even if the module type and the number of points are changed by I/O assignment.)

Remark
The value of n 1 is specified by the first 3 digits of the hexadecimal 4 digits that represent the head I/O number of the module from which the module information is read.
QCPU


LCPU

> CPU module
(L26CPU-BT)


| 0000 H | 0010 H | 0030 H | 0040 H | 0050 H | 0060 H | 0070 H | 0090 H | 00 AOH | 00 BOH |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Head I/O number configured in th I/O assignment setting

Specify K6 or H6 as the head I/O number to be read.

The details of the module information are described as follows:


| Bit | Item | Meaning |  |
| :---: | :---: | :---: | :---: |
|  |  | QCPU | LCPU |
| b0 | Number of I/O points | 000: 16 points | 001: 32 points |
| b1 |  | 010: 48 points 100: 128 points | 011: 64 points 101: 256 points |
| b2 |  | 110: 512 points | 111: 1024 points |
| b3 | Module type | 000: Input module <br> 001: Output module <br> 010: I/O mixed module <br> 011: Intelligent function module | 000: Input module <br> 001: Output module <br> 011: Intelligent function module <br> 111: CPU Built-in I/O |
| b4 |  |  |  |
| b5 |  |  |  |
| b6 | External supply power status (For future expansion) | 1: External supply power is connected. <br> 0: External supply power is not connected. | Fixed to 0 |
| b7 | Presence/absence of fuse blown | 1: Some modules have fuse blown. 0: Normal | Fixed to 0 |
| b8 | Online module replacement status/ execution from the standby system | 1: Module information on the extension base unit is tried to be read during online module change or from the CPU module of standby system in the redundant system. ${ }^{* 1}$ <br> 0: Other than above | Fixed to 0 |
| b9 | Minor/medium error status | 1: Minor/medium error occurred | 0: Normal |
| b10 | Module error status | 00: No module error <br> 10: Medium error | 01: Minor error <br> 11: Serious error |
| b11 |  |  |  |
| b12 | Module ready status | 1: Normal | 0 : Module error occurred |
| b13 | Empty | Fixed to 0 |  |
| b14 | Q module | 1: A series module 0: Q series module | Fixed to 0 |
| b15 | Module installation status | 1: Modules are installed. | 0: No modules are installed. |

*1: The Universal model QCPU used in the multiple CPU system is turned ON during the online module change of the module controlled by the other CPU.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SM0) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | LCPU

*1: For only L26CPU-BT.
*2: For only L02CPU.

## Program Example

(1) The following program stores the module information at $\mathrm{I} / \mathrm{O}$ numbers $10_{\mathrm{H}}$ and $20_{\mathrm{H}}$ into the devices starting from D0 when X0 is turned ON.


## [Ladder Mode]


[List Mode]


Readout result (When read to D0)
(a) 32-point intelligent function module for $Q$ series


No external power supply connected
No blown-fuse error existing
Execution other than during online module change or from the standby system
No module error existing
Module ready status
(Empty)
Q series module
Module installed

D1


- With a 48- or 64-point module, the same contents as those of D1 are stored in D2 or D2 and D3 respectively.
(b) 32-point module for A series


For an A series module, all of these bits turn 0 because information is not stored.

A series module

Module is installed


All of these bits turn 0 because information is stored to "D0". A module is installed as latter 16 points of a 32-point module.

- With a 48- or 64-point module, the same contents as those of D1 are stored in D2 or D2 and D3 respectively.
(c) Empty slot

For an empty slot, all of these bits turn 0 .
(d) Performing online module replacement

D0

| b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 |
| :--- |
| 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 |

Performing online module replacement
(e) Module information on the extension base unit is tried to be read from the standby system of the redundant system in separate mode.

D0

| b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 |
| :--- |
| 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 |

Execution from the standby system
(Module information on the extension base unit is tried to be read from the standby system of the redundant system in separate mode.)

## TYPERD, TYPERDP

(f) L series 32-point intelligent function module




### 7.18.10 TYPERD, TYPERDP

- Universal model QCPU: The serial number (first five digits) is "11043" or later.


| Setting Data | Internal Devices |  | R, ZR | J! |  | U. ${ }^{\text {a }}$ | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Set Data

| Setting data |  | Description | Setting range | Set by | Data type |
| :---: | :---: | :---: | :---: | :---: | :---: |
| n | Value obtained by dividing the start I/O number of a module whose model name is to be read by 16 |  | 0 to $\mathrm{FF}_{\mathrm{H}}$, <br> $3 E 0$ to $3 E 3_{H}$ <br> (Universal model QCPU) | User | BIN 16 bits |
|  |  |  | 0 to $\mathrm{FF}_{\mathrm{H}}, 3 E 0_{\mathrm{H}}$ (LCPU) |  |  |
| (D) | (D) +0 | Execution result of the instruction | Within each device range | System | BIN 16 bits |
|  | (D) +1 to (D) +9 | Module model name |  |  | Character string |

## Function

(1) This instruction reads the module information stored in the area starting from the I/O number specified by " n ", and stores it in the area starting from the device specified by (D).
The following 6 modules ( $Q$ series only) support the instruction.

- CPU module
- Input module
- Output module
- I/O combined module
- Intelligent function module
- GOT (bus connection)

For the LCPU, the following four models are supported.

- CPU module
- Input module
- Output module
- Intelligent function module
(2) The value of n is specified by the first 3 digits of the hexadecimal 4 digits that represent the start I/O number of a module whose model name is to be read.
- When the target module occupies one slot

Universal model QCPU


LCPU


## Point ${ }^{9}$

1. On the LCPU, if the built-in I/O or first I/O on the built-in CC-Link is specified, then the model name of the CPU module is read.

- When the target module occupies two slots

The start I/O number to be specified may differ from that of the target module.
For the start I/O number, refer to the manual of each module.

## Example QJ71GP21S-SX

- Specify a value that is the sum of the start I/O number of the mounted module and $0010_{\mathrm{H}}$.

- When the target module is a CPU module in multiple CPU systems

Specify the value obtained by dividing the start I/O number of the target CPU module by 16.


Or, the model name can be read by specifying the start I/O number of a module controlled by another CPU.
(3) (D) +0 and (D) +1 to (D) +9 store the execution result of the instruction and module model name, respectively. A value stored in (D) is as follows:
(a) When the model name has been written to the target module (example: QJ71GP21-SX)

|  | b15 to | b8 b7 to | b0 |
| :---: | :---: | :---: | :---: |
| (D)+0 | 0 |  | $\}$ Stores 0 . |
| (D) +1 | 4Ан (J) | 51H (Q) | -Indicates that the model name |
| Nine words are used. $\{$ (D+2 | 31н (1) | 37H (7) | the target module is stored. |

Stores the model name that has been written to the target module (stored in ASC II).


Stores the remaining model name and 00 H to the 12th to 17 th devices and the 18th device, respectively.

The following table shows the examples of model names stored in (D) +1 to (D) +9 .

| Target module | Stored model name |
| :---: | :---: |
| CPU module | Q06UDEHCPU |
| Intelligent function module | QJ71GP21-SX |
| GOT | GOT1000 |

(b) When the model name has not been written to the target module (example: QX40)


The following table shows the examples of character strings stored in (D) +1 to (D) +9 .

| Target module | Stored character string |
| :---: | :---: |
| Input module (16 points) | INPUT_16 |
| Output module (32 points) | OUTPUT_32 |
| I/O combined module (64 points) | MIXED_64 |
| Intelligent function module (16 points) | INTELLIGENT_16 |

[Character string indicating module type]

- Input module: INPUT
- Output module: OUTPUT
- I/O combined module: MIXED
- Intelligent function module ${ }^{* 1}$ : INTELLIGENT
- 1: Includes the QI60 and GOT.
[Character string indicating the number of points]
- 16 points:_16
- 32 points:_32
- 48 points:_48
- 64 points:_64
- 128 points:_128
- 256 points:_256
- 512 points:_512
- 1024 points:_1024
(c) Others
- The specified slot is empty or the target module is during online module change.
- The specified value $(\mathrm{n})$ is not the start I/O number.
- The specified value $(n)$ is within the allowable setting range, but cannot be set in the I/O assignment setting screen of the PLC parameter dialog box.

|  | to | to |  |
| :---: | :---: | :---: | :---: |
| (D) +0 |  |  | Stores -1. |
| ( ${ }^{\text {D }+1}$ ! | 00H | 00H | LIndicates that the model name is not stored. |
| Nine words are used. $\{$ (D) +2 ! | 00H | 00H |  |
| (D) 3 : | 00h | 00H |  |
| (D) + 4 | 00H | 00H |  |
| (D)+5: | 00н | 00h |  |
| (D)+6: | 00н | 00H |  |
| (D)+7: | 00H | 00H | ------- |
| (D) +8 : | OOH | OOH | Stores 00 H . |
| (D)+9: | 00H | 00H |  |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2110 | The target module cannot be communicated due to a failure. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (D) exceeds that of the device that can be used. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
|  | The value specified in $n$ is not within the range from 0 to $\mathrm{FF}_{\mathrm{H}}$ or $3 \mathrm{EO}_{\mathrm{H}}$ to $3 E 3_{H}$. | - | - | - | - | $\bigcirc$ | - |
|  | The value specified in n is not within the range from 0 to $\mathrm{FF}_{\mathrm{H}}$ or $3 \mathrm{E} 0_{\mathrm{H}}$. | - | - | - | - | - | $\bigcirc$ |

## Program Example

(1) The following program stores the model name of a module having the start I/O number $0020_{H}$ in the area starting from DO when X0 is turned on.

## [Ladder Mode]



## [List Mode]



### 7.18.11 tRace, tracer



| Setting Data | Internal Devices |  | R, ZR | J! |  | U\|IG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

## Function

The sampling trace is the function that collects the device data of a CPU module consecutively.
To execute the sampling trace, turn ON SM801 when SM800 is ON.


## TRACE

(1) The TRACE instruction latches the result of sampling trace and stops the sampling trace.
(2) The sampling is stopped if SM801 is turned OFF during the trace execution.
(3) After the TRACE instruction is executed and the sampling trace is stopped, SM805 is turned ON.
(4) Once the TRACE instruction is executed, the second and the subsequent TRACE instructions are ignored. When the TRACER instruction is executed, the TRACE instruction is enabled again.

## TRACER

(1) The TRACER instruction resets the TRACE instruction. When the TRACER instruction is executed, the TRACE instruction is enabled again.
(2) When the TRACER instruction is executed, SM803 to SM805 are turned OFF.

## Remark

1. The target devices for the sampling trace and its timing can be set with a programming tool. For details of the sampling trace, refer to the user's manual (Function Explanation, Program Fundamentals) for the CPU module used.
2. The sampling trace can be executed with a programming tool For sampling trace execution with a programming tool, refer to the operating manual for the programming tool used.

## Operation Error

(1) There is no operation error in the TRACE or TRACER instruction.

## Program Example

(1) The following program executes the TRACE instruction when XO is turned ON, and resets the TRACE instruction with the TRACER instruction when X 1 is turned ON.
[Ladder Mode]
[List Mode]


### 7.18.12 sp.FWRITE

- Universal model QCPU: Models other than Q00UJCPU, Q00UCPU, and Q01UCPU


| Setting Data | Internal Devices |  | R, ZR | Ju |  | UIG] | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - | - |
| (0) | - | $\bigcirc$ |  | - |  |  |  | - | - | - |
| (3) | - | $\bigcirc$ |  | - |  |  |  | - | - | - |
| (2) | - | $\bigcirc$ |  | - |  |  |  | - | $\bigcirc$ | - |
| (1) | $\triangle^{* 1}$ | $\triangle{ }^{* 1}$ |  | - |  |  |  | - | - | - |

*1: Local devices and the devices designated for individual programs cannot be used.

## Operation Error



| Setting <br> Data | Meaning |  |  |  | Setting <br> Range | Set by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (22) | Head number of the devices storing the data. Written data is expressed as follows: |  |  |  |  |  | BIN 16 bits |
|  | Device | Item |  | ntents/Setting Data | Setting Range | Set by |  |
|  | (52) | No. of request write data | Designate the number This data should be de byte is designated by | of data to request writing (word units). signated in units of words even when (2) +7 . | $\begin{gathered} 1 \text { to } 480 \\ 1 \text { to } 32767 * 2 \end{gathered}$ | User |  |
|  | $\begin{aligned} & \text { (82)+1 } \\ & \text { to } \\ & \text { (22) } \square \end{aligned}$ | Write data | Data to request writing. |  | $\begin{gathered} 0000_{\mathrm{H}} \text { to } \\ \mathrm{FFFF}_{\mathrm{H}} \end{gathered}$ |  |  |
| (1) | Bit device that turned ON at the completion of the processing. (D1) +1 is also turned ON at error completion.) |  |  |  |  |  | Bit |
|  | Device | Item |  | ntents/Setting Data | Setting Range | Set by |  |
|  | (1) | Completion signal | Indicates the completio ON: Completed | of the processing. OFF: Not completed | - | System |  |
|  | (11) +1 | Error completion signal | Indicates whether the p abnormally completed. ON: Error completion | rocessing is normally completed or <br> OFF: Normal completion | - |  |  |

*2: Indicates the range applicable only for the Universal model QCPU and LCPU.

## Caution

(1) For only QCPU, only the ATA card drive (2) can be set as (50 (drive designation).

Note that when the Flash card is loaded, the SP.FWRITE instruction cannot be used to perform writing.
The SRAM card, standard RAM or standard ROM drive cannot be set.
For only LCPU, only the SD memory card drive (2) can be set as (50) (drive designation).
(2) For CSV setting, the data written are decimal values.

## Example Character " A " $\left(41_{\mathrm{H}}\right) \rightarrow$ " 65 " is written.

Handling range: - 32768 to 32767
(3) For binary write, the word-specified file position setting range is $00000000_{\mathrm{H}}$ to ${7 F F F F F F F_{H}}$ and FFFFFFFFF $_{\mathrm{H}}$.
(4) For the LCPU, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

## Function

(1) The designated number of data is written to the designated file.

Set the execution/completion type in the control data to designate whether to write binary data without any conversion or to convert binary data into CSV format data before writing it.
(For QCPU, writing is only supported for ATA cards. For LCPU, it is only supported for SD memory cards.)
(2) The execution completion bit device (©1) is automatically turned ON at the END processing after the completion of the instruction is detected. The bit device is turned OFF at the execution of the END instruction in the next scan. Use this bit device as the execution completion flag for the SP.FWRITE instruction.

When this instruction is completed abnormally, the error completion device (©1) +1 ) is turned ON/OFF in synchronization with the processing complete (©1) device. Use this device as the error completion flag for this instruction. SM721 is turned ON during the execution of the instruction.
This instruction cannot be executed while SM721 is ON. (If an attempt is made, no processing is performed.) When an error is detected at the execution of the instruction (before SM721 is turned ON), the processing complete device (①), the error completion device (⑴+1), and SM721 are not turned ON.
(3) Be sure to use in units of words to designate the No. of request write data (②) and the file position ((0) +4 and (D) +5 ). The following shows the method for writing binary data when No. of request write data and file position are specified.

(4) When writing binary data
(a) If the extension of the target file is omitted, ".BIN" is used as an extension.
(b) When the designated file does not exist, a new file is created and the data is saved from the beginning of the file. The attributes of this new file are set using the archive attributes.
(c) When the designated file exists, the data is saved from the beginning of the file.

When the size of the data exceeds that of the existing area in the file during the writing, the excess data is added/ saved.
(d) If the file position specified is greater than the existing file size:

- The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
- The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are " 01112 " or higher performs writing at point 0 and is completed normally.
(e) An error occurs when the saving space becomes full while data is added and saved.

In such a case, the data that is successfully added/saved remains in the medium.
The error completion is indicated after as much data as possible is added/saved.
(5) When writing data after CSV format conversion
(a) If the extension is omitted, ".CSV" is used as an extension.
(b) When the existing file is specified:
[High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower]
File contents are all deleted and data are saved, starting at the beginning.
[High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are "01112" or higher]

- When other than FFFFFFFF $_{H}$ is set at (D0) +4 , (D0) +5 ), file contents are all deleted and data are saved, starting at the beginning.
- When FFFFFFFF $_{\mathrm{H}}$ is set at (D0)+4, (D0)+5), data are saved, starting at the end of the file.


## SP.FWRITE

(c) When the designated file does not exist, a new file is created and the data is saved from the beginning of the file. The attributes of this new file are set using the archive attributes.
(d) An error occurs when the saving space becomes full while data is added and saved. In such a case, the data that is successfully added/saved remains in the medium. The error completion is indicated after as much data as possible is added/saved.
(e) When the designated number of columns is " 0 ", the data is stored as single-row data in CSV format file.

## Example

When data is written after CSV format conversion and the designated No. of columns is " 0 ":


(f) When data is written after CSV format conversion and the designated number of columns is other than " 0 ", the data is stored as table data with designated number of columns in a CSV format file.

## Example

When data is written after CSV format conversion and the designated No. of columns is other than " 0 ":

(g) When data is added by the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/ LCPU of which the first 5 digits of the serial number are 01112 or higher:
[Specify the file to which data will be written.] (If a file exists, delete it and create a new file again.)

| Execution type | $=$ CSV format | File position | $=0 \mathrm{H}($ New file is created $)$ |
| :--- | :--- | :--- | :--- |
| No. of columns designation | $=4 H^{* 3^{*} 5}$ | Write head device | $=\mathrm{DO}$ |
| Data type specification | $=$ Word | No. of request write data | $=6 H^{* 3}$ |


[In the addition mode, make addition from the end of the file.]

| Execution type | $=$ CSV format | File position | $=$ FFFFFFFFH (Addition mode) |
| :--- | :--- | :--- | :--- |
| No. of columns designation | $=3 \mathrm{H}^{* * 5}$ | Write head device | $=\mathrm{D7}$ |
| Data type specification | $=$ Word | No. of request write data | $=8 \mathrm{H}^{* 3}$ |

Device data
(Data to be written)

*3: Unless the "No. of request write data" is set to an integral multiple of "No. of columns designation", the column numbers will be random.
*4: Since the last data is always followed by the line feed code, addition normally starts at the beginning of the new row in the addition mode.
*5: If, in the addition mode, "column designation" is changed from that in the previous writing, the column numbers are shifted.
(h) Do not execute the SP.FWRITE instruction in an interrupt program.
(If execute it, the operation is not guaranteed.)
(i) Below is the method for calculating the file size (total number of bytes) when a CSV format file is written to the ATA card.
Total number of bytes $=$ Total bytes excluding final line + bytes of final line
(Number of bytes on a line $=$ number of columns ${ }^{* 1}+1+$ total bytes of all data values on line ${ }^{* 2}$ )
*1: For all lines but the final line, this is the specified number of columns. The number of columns on the final line depends on the number of columns specified via the amount of data written. It is calculated as follows.
(1) The number of lines excluding the final line is calculated.

Number of lines excluding final line = Amount of data in write request + number of columns (remainders discarded)
(2) The number of columns in the final line is calculated.

Number of columns in final line = Amount of data in write request - number of lines excluding final line number of columns)
*2: The number of bytes for each data value is calculated as shown below.

| Sign of Data <br> Value | Bytes per Data Value | Byte Count Range | Examples |
| :---: | :---: | :---: | :---: |
| Positive | Num. digits | 1 to 5 (word specified) | $12345: 5$ bytes <br> 1 to 3 (byte specified) |
|  |  | 2 to 6 (word specified) <br> 2 to 4 (byte specified) | $-12345: 6$ bytes <br> $-67: 3$ bytes |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4004 | The device that cannot be specified has been specified. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4100 | Values specified in control data (®0) and the subsequent devices are out of the setting range. <br> No space is found when a new file is created. <br> A value that cannot be used has been set for the file name (51). <br> The attribute of the file name ((51) is "read only". | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The drive specified by drive designation device (50) contains the medium other than the ATA card. <br> Space in the ATA card is insufficient. <br> An access error occurred in the ATA card. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
|  | The drive specified by drive designation device (50) contains the medium other than the SD Memory card. <br> Space in the SD Memory card is insufficient. <br> An access error occurred in the SD Memory card. | - | - | - | - | - | $\bigcirc$ |
| 4101 | The value specified in "No. of request write data" (\$2) is out of the setting range, or exceeds the device range specified in (82) +1 ) or the subsequent devices. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The range of the device specified in (0) or (01) exceeds that of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) When X 10 is turned ON , the following program adds four bytes of binaRY Data $\left(00_{\mathrm{H}}, 01_{\mathrm{H}}, 02_{\mathrm{H}}\right.$, and $\left.03_{\mathrm{H}}\right)$ to file "ABCD.BIN" in the memory card inserted to drive 2.

- Assume that 8 points from (0) are reserved for the control data devices.
[Ladder Mode]



## [List Mode]

| 12 | MOVP | K4 | D20 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 14 | MOVP | KO | D21 |  |  |  |  |
| 16 | MOV | K1 | D22 |  |  |  |  |
| 18 | MOVP | K2 | D23 |  |  |  |  |
| 20 | MOVP | K3 | D24 |  |  |  |  |
| 22 | SP. FWRITE |  | U0 | K2 | D0 | D10 | I |
| 34 | LD | M0 |  |  |  |  |  |
| 35 | MPS |  |  |  |  |  |  |
| 36 | ANI | M1 |  |  |  |  |  |
| 37 | SET | Y10 |  |  |  |  |  |
| 38 | RST | Y11 |  |  |  |  |  |
| 39 | MPP |  |  |  |  |  |  |
| 40 | AND | M1 |  |  |  |  |  |
| 41 | SET | YY1 |  |  |  |  |  |
| 42 | RST | Y10 |  |  |  |  |  |
| 43 | END |  |  |  |  |  |  |

(2) When X 10 is turned ON , the following program creates a file named "ABCD.CSV" in the memory card inserted to drive 2, and writes four bytes of data $\left(00_{\mathrm{H}}, 01_{\mathrm{H}}, 02_{\mathrm{H}}\right.$, and $\left.03_{\mathrm{H}}\right)$ as two-column table data in CSV format.

- Assume that 8 points from (0) are reserved for the control data devices.


## [Ladder Mode]



## [List Mode]

| Step | Instruction | Device |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X10 |  |  |  |  |  |
| 1 | MOVP | H100 D0 |  |  |  |  |  |
| 3 | MOVP | K2 D6 |  |  |  |  |  |
| 5 | MOVP | K1 D7 |  |  |  |  |  |
| 7 | \$MOVP | "ABCD" D10 |  |  |  |  |  |
| 12 | MOVP | K4 D20 |  |  |  |  |  |
| 14 | MOVP | K0 D21 |  |  |  |  |  |
| 16 | MOVP | K1 D22 |  |  |  |  |  |
| 18 | MOVP | K2 D23 |  |  |  |  |  |
| 20 | MOVP | K3 D24 |  |  |  |  |  |
| 22 | SP. FWRITE | U0 | K2 | D0 | D10 | D20 | M0 |
| 34 | LD | M0 |  |  |  |  |  |
| 35 | MPS |  |  |  |  |  |  |
| 36 | ANI | M1 |  |  |  |  |  |
| 37 | SET | Y10 |  |  |  |  |  |
| 38 | RST | Y11 |  |  |  |  |  |
| 39 | MPP |  |  |  |  |  |  |
| 40 | AND | M1 |  |  |  |  |  |
| 41 | SET | Y11 |  |  |  |  |  |
| 42 | RST | Y10 |  |  |  |  |  |
| 43 | END |  |  |  |  |  |  |

- The written file is displayed as follows:

| 0 | , | 0 | , | CR | LF |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | , | 0 | , | CR | LF |
| 2 | , | 0 | , | CR | LF |
| 3 | , | 0 | , | CR | LF |

Contents of the file to be written
Data to be read to the EXCEL file

|  | A | B |
| :---: | ---: | ---: |
| 1 | 0 | 0 |
| 2 | 1 | 0 |
| 3 | 2 | 0 |
| 4 | 3 | 0 |
| - |  |  |

### 7.18.13sp.FREAD



| Setting Data | Internal Devices |  | R, ZR | Jा: |  | U\|G] | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  | K, H | \$ |  |
| (5) | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - | - |
| (0) | - | $\bigcirc$ |  | - |  |  |  | - | - | - |
| (51) | - | $\bigcirc$ |  | - |  |  |  | - | - | - |
| (1) | - | $\bigcirc$ |  | - |  |  |  | - | $\bigcirc$ | - |
| (2) | $\triangle^{* 1}$ | $\triangle{ }^{\star 1}$ |  | - |  |  |  | - | - | - |

*1: Local devices and the devices designated for individual programs cannot be used.

*2: Indicates the range applicable for the Universal model QCPU, LCPU.

| Setting Data |  |  | Meaning | Setting Range | Set by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0) | (D) +4 <br> (D) +5 | File position | Designate the file position to start reading when binary data reading is designated by (D0). $00000000_{\mathrm{H}}$ : Starting at the beginning of the file $00000001_{\mathrm{H}}$ to $\mathrm{FFFFFFFE}_{\mathrm{H}}$ : From the designated position <br> (The unit for the value is determined by word/byte unit designation.) <br> FFFFFFFFF $_{\mathrm{H}}$ : Setting disabled <br> When CSV format read is specified at (D) <br> - For the High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower, always set the beginning $\left(0_{H}\right)$ of the file. <br> - For the High Performance model QCPU/Process CPU/ Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are "01112" or higher, set the file position (Row). $00000000_{\mathrm{H}}$ : Read starts at the beginning of the file. $00000001_{\mathrm{H}}$ to $\mathrm{FFFFFFFE}_{\mathrm{H}}$ : Read starts at the specified row. FFFFFFFFF $_{\mathrm{H}}$ <br> : Read continues, starting at the previous read position. | $00000000_{\mathrm{H}}$ to FFFFFFFFF $_{\mathrm{H}}$ | User | BIN 16 bits |
|  | (D0) +6 | No. of columns designation | When binary read is specified at (0), always set 0 . When read data after CSV format conversion is specified at (0), set the number of columns from where data will be read. $0 \quad$ : No columns. Regarded as one row. <br> Other than 0 : Regarded as the specified number of columns. | $0_{H}$ to FFFF $_{H}$ <br> (0 to 65535) | User |  |
|  | (10) +7 | Data type specification | $\begin{aligned} & \text { 0: Word } \\ & \text { 1: Byte } \end{aligned}$ | 0,1 | User |  |
|  | Head | mber of the dev | ces storing a file name. A file name is expressed as follows: |  |  |  |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
| (51) | (S1) to $(51)+\square$ | File name character string | Designate the character string of a file name. <br> - When omitting an extension, also omit the "." (Period). <br> - Limit the file name within 8 characters + period +3 characters. <br> - When 9 or more characters are used, the extension is ignored regardless of its presence, and "BIN" or "CSV" is regarded as an extension. | Character string | User |  |
| (11) | Head number of the devices for storing the read data. |  |  |  |  |  |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | (11) | Reading result <br> (No. of read data) | Contains the number of actually read data against the data designated by (0)+2. The unit on the value depends on data type specification. | - | System |  |
|  | $\begin{aligned} & \text { (D1) }+1 \\ & \text { to } \\ & \text { (D1) }+\square \end{aligned}$ | Reading data | Read data | - | System |  |


| Setting <br> Data |  |  | Meaning | Setting <br> Range | Set by | Data Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (12) | Bit device that turned ON at the completion of the processing. (ㄹ2) +1 is also turned ON at error completion.) |  |  |  |  | Bit |
|  | Device | Item | Contents/Setting Data | Setting Range | Set by |  |
|  | (12) | Completion signal | Indicates the completion of the processing. ON: Completed OFF: Not completed | - | System |  |
|  | (12) +1 | Error completion signal | Indicates whether the processing is normally completed or abnormally completed. <br> ON: Error completion OFF: Normal completion | - |  |  |

## Caution

(1) At ©0 (drive designation), only the ATA card drive (2) can be set.(For QCPU)

Note that when the Flash card is loaded, the SP.FREAD instruction cannot be used to perform read.
The SRAM card, standard RAM or standard ROM drive cannot be set.
At (50) (drive designation), only the SD Memory card drive (2) can be set.(For LCPU)
(2) For CSV setting, the data read are decimal values.

Example Character " A " $\left(41_{\mathrm{H}}\right) \rightarrow$ " 65 " is read.
Handling range: -32768 to 32767
(3) For binary read, the word-specified file position setting range is $00000000_{\mathrm{H}}$ to 7 FFFFFFF ${ }_{\mathrm{H}}$.
(4) For the LCPU, this instruction cannot be executed while SM606 (SD memory card forced disable instruction) is ON. Even if the instruction is attempted to be executed, the command will be ignored.

## Function

(1) Data is read from the designated file.

Set the execution/completion type in the control data to designate whether to read binary data without any conversion or to convert binary data into CSV format data before reading it. (For QCPU, reading is only supported for ATA cards. For LCPU, it is only supported for SD memory cards.)
(2) The execution completion bit device ((2)) is automatically turned ON at the END processing after the completion of the instruction is detected. The bit device is turned OFF at the execution of the END instruction in the next scan. Use this bit device as the execution completion flag for the SP.FWRITE instruction.
When this instruction is completed abnormally, the error completion device (12) +1 ) is turned ON/OFF in synchronization with the execution completion (ㅁ)) device. Use this device as the error completion flag for this instruction. SM721 is turned ON during the execution of the instruction. This instruction cannot be executed while SM721 is ON. (If an attempt is made, no processing is performed.) When an error is detected at the execution of the instruction (before SM721 is turned ON), the processing complete device (01), the error completion device (01) +1 ), and SM721 are not turned ON.
(3) Be sure to use word units to designate the number of request read data (®0) +2 ), file position (©0 +4 and (0) +5 ), and reading result (No. of read data) (©1)).
The following shows how the data is read in binary data reading operation.

(4) When reading binary data
(a) If the extension of the target file is omitted, ".BIN" is used as an extension.
(b) When the designated file does not exist, an error occurs.
(c) If the position specified is greater than the existing file size:

- The High Performance model QCPU of which the first 5 digits of the serial number are " 01111 " or lower results in an error.
- The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU of which the first 5 digits of the serial number are ' 01112 ' or higher will perform reading at point 0 and will be completed normally.
(5) When reading data after CSV format conversion
(a) The elements in CSV format file (cells for EXCEL) are read by each row. The numerical value and character strings are converted into binary data and stored in the device.
(b) If the extension is omitted, ".CSV" is used as an extension.
(c) When the designated file does not exist, an error occurs.
(d) The data designated by the number of request read data (®0) +2 ) are read from the beginning of the file.

When the last data of the file is reached before the specified number of data are read:

- The High Performance model QCPU of which the first 5 digits of the serial number are "01111" or lower results in an error.
- The High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU whose the first 5 digits of the serial number are ' 01112 ' or higher reads the data up to the point where the reading is possible.
(e) When the designated number of columns is 0 , the data is read by ignoring the rows in CSV format file.

Example When data is read after CSV format conversion and the designated No. of columns is 0 :
Data created by EXCEL

|  | A | B | C |
| :--- | :--- | :--- | :--- |
| $\mathbf{1}$ | Main / sub item | Measured value |  |
| $\mathbf{2}$ | Length | 1 | 3 |
| $\mathbf{3}$ | Temperature | -21 |  |
| $\mathbf{4}$ |  |  |  |

## $\downarrow$

Data saved in the CSV format


Data to be read into devices


Control data

| D10 | H0100 | Execution/completion type |
| :---: | :---: | :---: |
| D11 | - | Not used |
| D12 | K9 | No. of request read data |
| D13 | - | Not used |
| D14 | K0 |  |
| D15 | K0 | File position |
| D16 | K0 | No. of columns designation |
| D17 | K0 | Data type specification |
| D20 | H4241 | File name |
| D21 | H4443 | "ABCDE" |
| D22 | H0045 |  |

Loaded data


Reading result (No. of read data)
Conversion data (0) is stored since "Main/sub item" is nonnumeric data.
Conversion data ( 0 ) is stored since " " is nonnumeric data.
Conversion data ( 0 ) is stored since "Measured value" is nonnumeric data.
Conversion data ( 0 ) is stored since "Length" is nonnumeric data.
Since " 1 " is a numeric value, it is converted to a binary value.
Since " 3 " is a numeric value, it is converted to a binary value.
Conversion data ( 0 ) is stored since "Temperature" is nonnumeric data.
Since " -21 " is a numeric value, it is converted to a binary value.
Conversion data ( 0 ) is stored since $" \mathrm{"}$ is nonnumeric data.

If the number of columns varies in each row, the data is also read by ignoring the rows.

## Point ${ }^{\rho}$

Such file cannot be created using EXCEL. This happens when CSV file is modified by a user.

Example If the number of columns varies in each row when the data is read:


Data to be read into devices


Loaded data


Reading result (No. of read data)
Conversion data (0) is stored since "Main/sub item" is nonnumeric data.
Conversion data ( 0 ) is stored since $"$ " is nonnumeric data.
Conversion data (0) is stored since "Measured value" is nonnumeric data.
Conversion data ( 0 ) is stored since "Excess" is nonnumeric data.
Conversion data (0) is stored since "Length" is nonnumeric data.
Conversion data (0) is stored since "Temperature" is nonnumeric data.
Since " -21 " is a numeric value, it is converted to a binary value.
(f) When data is read after CSV format conversion and the designated number of columns is other than 0 , the data is read as the table with designated number of columns in CSV format file. The elements outside of the designated columns are ignored.

Example When data is read after CSV format conversion and the designated No. of columns is other than "0":
Data created by EXCEL



Data saved in the CSV format


Elements outside the designated number of columns are ignored.

Data to be read into devices


Control data


Loaded data


If the number of columns varies in each row, the elements outside of the designated columns are ignored and "0" is added to the places where elements do not exist.

Example If the number of columns varies in each row when the data is read:


Data to be read into devices


Control data

| D10 | H0100 | Execution/completion type |
| :---: | :---: | :---: |
| D11 | - | Not used |
| D12 | K6 | No. of request read data |
| D13 | - | Not used |
| D14 | K0 |  |
| D15 | K0 | File position |
| D16 | K2 | No. of columns designation |
| D17 | K0 | Data type specification |
| D20 | H4241 | File name |
| D21 | H4443 | "ABCD" |
| D22 | H0000 |  |

## Loaded data



- Reading result (No. of read data)
. Conversion data (0) is stored since "Main/sub item" is nonnumeric data.
. Conversion data (0) is stored since " " is nonnumeric data.
- Conversion data (0) is stored since "Length" is nonnumeric data.
- No data since no element exists here, conversion data (D) is added.
- Conversion data (0) is stored since "Temperature" is nonnumeric data.
. Since " -21 " is a numeric value, it is converted to a binary value.
(g) With the High Performance model QCPU/Process CPU/Redundant CPU/Universal model QCPU/LCPU whose first 5 digits of the serial number are " 01112 " or later, it is possible to divide read operation into multiple times.
[Specify the row desired to start read.]

| Execution type | $=$ CSV format | Starting row number | $=2 \mathrm{H}$ |
| :--- | :--- | :--- | :--- |
| No. of columns designation | $=4 \mathrm{H}$ | Read head device | $=\mathrm{DO}$ |
| Data type specification | $=$ Word | No. of request read data | $=6 \mathrm{H}$ |
|  |  |  | Device data |
|  |  |  | (Data to be read out) |



Row 5 | 17 | , | 18 | , | 19 | , | 20 | CR | LF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

[In the continuation mode, read continues from the end of the previous read position.]


- When read is performed in the continuation mode, the previous addition cannot be made normally if the "execution type", "No. of columns designation" and "data type specification" settings differ from those at the previous time.
- The previous addition cannot be made normally if the SP.FREAD instruction or SP.FWRITE instruction with another setting is executed while data is being read continuously in the continuation mode.
(h) When data is read after CSV format conversion, the numerical values that are out of range or the elements other than numerical values in the object CSV format file are converted into $0_{\mathrm{H}}$.
(i) When data is read after CSV format conversion, numerical values are read and converted as follows:

| Numerical Values in CSV <br> Format |  | $\mathbf{- 3 2 7 6 8}$ to $\mathbf{- 1}$ | $\mathbf{0}$ to $\mathbf{3 2 7 6 7}$ | $\mathbf{3 2 7 6 8}$ to $\mathbf{6 5 5 3 5}$ |
| :---: | :---: | :---: | :---: | :---: |
| Word device | Without a sign | 32768 to 65535 | 0 to 32767 | 32768 to 65535 |
|  | With a sign | -32768 to -1 | 0 to 32767 | -32768 to -1 |

(j) Do not execute this instruction in an interrupt program.
(Otherwise, a malfunction may result.)

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The file name specified in file name character string ((51)) or the subsequent devices does not exist in the specified drive. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4004 | The device that cannot be specified has been specified. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4100 | Values designated in control data (©) and the subsequent devices are out of the setting range. (Excluding (®)+2) | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The drive specified by drive designation device (50) contains the medium other than the ATA card. <br> An access error occurred in the ATA card. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
|  | When binary data is read, the number of data in the file is less than the size designated by the number of request read data (0) +2 ). | - | $\bigcirc$ | - | - | - | - |
|  | The drive specified by drive designation device (50) contains the medium other than the SD Memory card. <br> An access error occurred in the SD Memory card. | - | - | - | - | - | $\bigcirc$ |
| 4101 | The value specified in number of data blocks to be read (®)+2) is out of the setting range. <br> The size of read data exceeds that of the reading device. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | The range of the device specified by (0) or (22) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program reads 4 bytes of binary data from the beginning of file "ABCD.BIN" in the memory card inserted to drive 2 when X 10 is turned ON .

- Assume that 8 points from (D0) are reserved for the control data devices.
- Assume that 100 bytes from D20 are reserved for the reading devices.
[Ladder Mode]



## [List Mode]

| Step | Instruction |  |  | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | X10 |  |  |  |  |  |
| 1 | MOVP | H0 | D0 |  |  |  |  |
| 3 | MOVP | K2 | D2 |  |  |  |  |
| 5 | DMOVP | H0 | D4 |  |  |  |  |
| 8 | \$MOVP | "ABCD" | D10 |  |  |  |  |
| 13 | SP. FREAD | UO | K2 | D0 | D10 | D20 | MO |
| 25 | LD | MO |  |  |  |  |  |
| 26 | MPS |  |  |  |  |  |  |
| 27 | ANI | M1 |  |  |  |  |  |
| 28 | SET | Y10 |  |  |  |  |  |
| 29 | RST | Y11 |  |  |  |  |  |
| 30 | MPP |  |  |  |  |  |  |
| 31 | AND | M1 |  |  |  |  |  |
| 32 | SET | Y11 |  |  |  |  |  |
| 33 | RST | Y10 |  |  |  |  |  |
| 34 | END |  |  |  |  |  |  |

(2) The following program reads file "ABCD.CSV" in the memory card inserted to drive 2 as two-column table data in CSV format when X10 is turned ON.

- Assume that 8 points from (D0) are reserved for the control data devices.
- Assume that 100 bytes from D20 are reserved for the reading devices.
- Assume that the target CSV format file contains numerical values only.
[Ladder Mode]

[List Mode]

| Step | Instruction |  |  | Device |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $\begin{aligned} & \overline{\mathrm{D}} \\ & \text { MOVP } \end{aligned}$ | $\begin{aligned} & \mathrm{x} 10 \\ & \mathrm{H} 100 \end{aligned}$ | D0 |  |  |  |  |
| 3 | MOVP | K5 | D2 |  |  |  |  |
| 5 | MOVP | K2 | D6 |  |  |  |  |
| 7 | SMOVP | "ABCD" | D10 |  |  |  |  |
| 12 | SP. FREAD | U0 | K2 | D0 | D10 | D20 | MO |
| 24 | LD | MO |  |  |  |  |  |
| 25 |  |  |  |  |  |  |  |
| 26 27 | ANI | M1 ${ }_{\text {Y10 }}$ |  |  |  |  |  |
| 28 | RST | Y11 |  |  |  |  |  |
| 29 | MPP |  |  |  |  |  |  |
| 30 | AND | M1 |  |  |  |  |  |
| 31 32 | SET | $Y 11$ $Y 10$ |  |  |  |  |  |
| ${ }_{33}$ | RST END | Y10 |  |  |  |  |  |

### 7.18.14 sp.DEVST

n1 :Write offset of the device data storage file (specified in units of 16-bit words) (BIN 32-bit)
(s) :Head device number written to the standard ROM (device name)
n2 :The number of write points (BIN 16-bit)
(D) :(D) +0 : FCompletion device (bit)
(D) +1 : FError completion device (bit)

| Setting Data | Internal Devices |  | R, ZR | ग। |  | UIG: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | $\bigcirc$ | - |
| (5) | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| n2 | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | $\bigcirc$ | - |
| (D) | $\triangle^{* 1}$ | - | $\triangle^{* 1}$ | - |  |  |  | - | - |

*1: Devices assigned as local devices can not be used.

## Function

(1) Writes device data for the number of points specified at n 2 of the device © to the write offset, which is specified for n 1 , of the device data storage file in the standard ROM.
n 1 is the offset from the head of device data storage file and specified by word offset (in units of 16-bit words).

(2) Since the completion device (© +0 ) in the standard ROM automatically turns ON at execution of the END instruction, which detects the completion of this instruction, and turns OFF with the END instruction of next scan, it is used as an execution completion flag of this instruction.
(3) When this instruction is completed in error, the error completion device (D +1 ) turns ON/OFF at the same timing with the completion device ( (D+0). This device is used as an error completion flag of this instruction.
(4) SM721 turns ON during execution of this instruction.

When SM721 has already turned ON, this instruction can not be executed. (If executed, no processing is performed.)
(5) When an error is detected at execution of this instruction, the completion device (D) +0 ), error completion device ( $(\mathrm{D}+1$ ) and SM721 do not turn ON.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The device data storage file is not set at "PLC file" of PLC parameter on. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4100 | The range of the write offset specified in n 1 is out of the device data storage file range. <br> The number of n 2 points from the write offset specified at n 1 is out of the device data storage file range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of the device specified by (D) exceeds the range from $D$ to $D$ +n 2 (including (D). <br> The device specified by (D) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The program which writes the ten points of data from D100 to the device data storage file in the standard ROM when M0 turns ON.
[Ladder Mode]

[List Mode]


## Caution

(1) The value written to the standard ROM is the value at execution of this instruction.
(2) The standard ROM write count index (SD687 and SD688) is increased by the execution of the SP.DEVST instruction. If the standard ROM write count index exceeds hundred thousand times, FLASH ROM ERROR (error code: 1610) occurs.
(3) To prevent the number of ROM writes from increasing due to executing instruction carelessly, set the specification of writing to standard ROM instruction count (SD695) to restrict the number of writes a day.
Exceeding the number of writes (the default values are 36 times.) set causes OPERATION ERROR (error code: 4113).

### 7.18.15s.DEVLD, SP.DEVLD


n 1 : Read offset of the device data storage file (specified in units of 16-bit words) (BIN 32-bit)
(D) : Head device number read from the standard ROM (device name)
n2 : The number of reading points (BIN 16-bit)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG: | Zn | Constants E | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n2 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |

## Function

(1) Reads device data for the number of points specified at n 2 from the read offset, which is specified for n 1 , of the device data storage file in the standard ROM, and stores the data to the device specified for (D).
n 1 is the offset from the head of device data storage file and specified by word offset (in units of 16-bit words).


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The device data storage file is not set at "PLC file" of PLC parameter. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4100 | The address specified in n 1 is out of the standard ROM range. The address of n 2 , specified in n 1 , is out of the standard ROM range. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |
| 4101 | The range of n 2 exceeds that of the device specified in (D). | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The program which reads the ten points of data from D100 to the device data storage file in the standard ROM when M0 turns ON.
[Ladder Mode]
[List Mode]


| Step | Instruction |  | Device |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 1 11 | $\begin{aligned} & \text { LD } \\ & \text { SPD DEVLD } \\ & \text { END } \end{aligned}$ | M M ${ }_{\text {K }}$ | D100 | K10 |

### 7.18.16 pLoadp


(S) : Drive No. storing the program to be loaded, character string data of the file name, or head number of the devices storing the character string data (BIN 16 bits) *1
(D) : Device that turns ON for 1 scan by the instruction completion (bits)

| Setting Data | Internal Devices |  | R, ZR | Jilut |  | U: 1 IG | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\triangle^{*} 2$ | - |  | - |  |  |  | - | - |

*1: Designated as "<Drive No.>:<File Name>". Example) 1:MAIN
*2: Local devices cannot be used.

## Function

(1) The program stored in the memory card or standard ROM is transferred to the program memory (drive 0 ).

If the transferred program is not registered to the program setting of the PLC parameter dialog box, its program setting in the CPU module is set to the standby type.
At this time, the program setting of the PLC parameter dialog box does not change.
(To transfer a program with the PLOADP instruction, a continuous free space is required in the program memory.)
(2) The program added using the PLOADP instruction is assigned the lowest number among the unused program Nos.
(To assign a program number manually, store the program number to be assigned in SD720.)
The following example assumes that "MAIN6" is added by the PLOADP instruction.
(a) When the program Nos. have been set consecutively, the new program is added at the end of the preset program Nos.

When programs No. 1 to 5 have been set, the new program is added as program No. 6.

| Program No. | Program name | Adds "MAIN6" by the PLOADP instruction. | Program No. | Program name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |
| 2 | MAIN2 |  | 2 | MAIN2 |
| 3 | MAIN3 |  | 3 | MAIN3 |
| 4 | MAIN4 |  | 4 | MAIN4 |
| 5 | MAIN5 |  | 5 | MAIN5 |
|  |  |  | 6 | MAIN6 |

(b) When there are multiple open program Nos., the program designated by the PLOADP instruction is added to the lowest number among them to be added.
(The open program Nos. are made when programs are deleted by the PUNLOADP instruction.)
When programs No. 2 and 4 are open, the new program is added as program No. 2.

| Program No. | Program name |  | Program No. | Program name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |
| 2 | Empty | Adds "MAIN6" by the | 2 | MAIN6 |
| 3 | MAIN3 | PLOADP instruction. | 3 | MAIN3 |
| 4 | Empty | $\square$ | 4 | Empty |
| 5 | MAIN5 |  | 5 | MAIN5 |

$\leftarrow$ Added to the smallest program number which is empty.
(3) Drive Nos. 1, 2, and 4 can be specified. (Drive 3 cannot be specified.)

- Drive 1: Memory card (RAM)
- Drive 2: Memory card (ROM)
- Drive 4: Standard ROM
(4) An extension (.QPG) need not be specified for the file name.
(5) The bit device specified by (D) is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
(6) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously. If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed. When using the above instructions, provide interlocks manually to avoid simultaneous execution.
(7) Do not execute this instruction in an interrupt program. (Otherwise, a malfunction may result.)
(8) To execute the program that was transferred to the program memory with the PLOADP instruction, execute the scan execution type with the PSCAN instruction (See Page 600, Section 7.17.3).
(9) The PLC file settings of the loaded program are set as follows:
(a) File usage for each program

All the usage of file register, device initial value, comment, and local device of the program transferred by this instruction are set as "Use PLC file setting".
However, an error will be returned if both of the conditions below are met when the program is transferred using this instruction.

- Setting is made so that local devices are used in the PLC file setting.
- The number of programs in the program memory exceeds the number of programs set at the parameters.

To use local devices in the program transferred by this instruction, register a dummy program file in the parameter, delete the dummy file with the PUNLOADP instruction, and then load the program with the PLOADP instruction.
(b) I/O refresh setting

Nothing is set for both input and output for the I/O refresh setting of the program transferred by this instruction.
(10) The "PLOADP instruction" and "Write during RUN" processing cannot be executed simultaneously.
(a) When a write during RUN request is given during processing of the PLOADP instruction, write during RUN is delayed.
Write during RUN is started after the processing of the PLOADP instruction is completed.
(b) When the PLOADP instruction is executed during write during RUN, the processing of the PLOADP instruction is delayed.
The processing of the PLOADP instruction is started after completion of write during RUN.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2401 | The file size of the local devices cannot be reserved. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 2410 | The file name does not exist at the drive number specified in (s). The program file which has the same name as the program file to be loaded already exists. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 2413 | There is not enough memory to load the specified program in drive 0. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 4100 | The drive No. specified in (s) is invalid. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 4101 | The same number of files as that indicated in the table below has been already registered in the program memory. <br> The program No. stored in SD720 is already used, or is larger than the largest program No. shown in the table below. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |


| CPU Model Name | Program Memory (No. of Files) | Largest Program No. |
| :---: | :---: | :---: |
| Q02 $(H)$ CPU | 28 | 28 |
| Q06HCPU | 60 | 60 |
| Q12HCPU | 124 | 124 |
| Q25HCPU | 124 | 124 |
| Q12PHCPU | 124 | 124 |
| Q25PHCPU | 124 | 124 |

## Program Example

(1) The following program transfers "ABCD.QPG" stored in drive 4 to drive 0 and places the program in standby status when MO is turned ON.
[Ladder Mode]
[List Mode]


### 7.18.17 PUNLOADP



PUNLOADP
(S)

(s) : Character string data of the program file name to be unloaded, or head number of the devices storing the character string data (BIN 16 bits)
(D) : Device turned ON for 1 scan on completion of the instruction (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U1G: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (5) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\triangle^{* 1}$ | - |  | - |  |  |  | - | - |

## Function

(1) The standby program stored in the program memory (drive 0 ) is deleted from the program memory.
(The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted.)
(2) The program No. deleted by the PUNLOADP instruction is made "Empty".

When programs No. 1 to 5 have been set in the program setting of the PLC parameter dialog box, deleting program No. 2 with this instruction makes program No. 2 open.

| Program No. | Program name |  | Program No. | Program name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |
| 2 | MAIN2 | Deletes "MAIN2" by the | 2 | Empty |
| 3 | MAIN3 | PUNLOADP instruction. | 3 | MAIN3 |
| 4 | MAIN4 | $\checkmark$ | 4 | MAIN4 |
| 5 | MAIN5 |  | 5 | MAIN5 |

$\leftarrow$ Program No. 2 is deleted.
(3) An extension (.QPG) need not be specified for the file name.
(4) The bit device specified by (D) is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
(5) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously. If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed. When using the above instructions, provide interlocks manually to avoid simultaneous execution.
(6) When the programmable controller is powered OFF, then ON or the CPU module is reset after execution of the PUNLOADP instruction, the following operation is performed.
(a) When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.
When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the boot setting and program setting of the PLC parameter dialog box.
(b) When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code: 2400)" occurs.

1) When the program deleted by the PUNLOADP instruction is not to be executed, delete the corresponding program name from the program setting of the PLC parameter dialog box.
2) When the program deleted by the PUNLOADP instruction is to be executed again, write the corresponding program to the CPU module.
(7) Do not execute this instruction in an interrupt program.
(Otherwise, a malfunction may result.)
(8) The program to be deleted from the program memory by this instruction should be set to the "standby execution type" with the PSTOP instruction beforehand. (See Page 598, Section 7.17.1)
(9) The "PUNLOADP instruction" and "write during RUN" processing cannot be executed simultaneously.
(a) When a write during RUN request is given during processing of the PUNLOADP instruction, write during RUN is delayed.

Write during RUN is started after the processing of the PUNLOADP instruction is completed.
(b) When the PUNLOADP instruction is executed during write during RUN, the processing of the PUNLOADP instruction is delayed.
The processing of the PUNLOADP instruction is started after completion of write during RUN.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | QnPH | QnPRH | QnU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| 2410 | Lhe file name specified in (s) does not exist. | - | $\bigcirc$ | $\bigcirc$ | - | - |
| 4101 | The program specified in (s) is not in standby status or is being <br> executed. | - | $\bigcirc$ | - | - | - |

## Program Example

(1) The following program deletes "ABCD.QPG" stored in drive 0 from the memory when M0 turns from OFF to ON. [Ladder Mode]
[List Mode]


### 7.18.18 PSWAPP


(S1) : Character string data of the file name of the program to be unloaded, or head number of the devices storing the character string data (BIN 16 bits)
(s2) : Drive No. storing the program to be loaded, character string data of the file name, or head number of the devices storing the character string data (BIN 16 bits) *1
(D) : Device turned ON for 1 scan on completion of the instruction (bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | U:1G: | Zn | Constants \$ | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (51) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (32) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\triangle^{*} 2$ | - |  | - |  |  |  | - | - |

*1: Designated as "<Drive No.>:<File Name>". Example) 1:MAIN
*2: Local devices cannot be used.

## Function

(1) The standby type program stored in the program memory (drive 0 ) designated by (51) is deleted from the program memory, and at the same time, the program stored in the memory card or standard ROM designated by (52) is transferred to the program memory and placed in standby status.
(When the program is transferred to the program memory, the program must have a continuous free space.) The program set as the "scan execution type" with the PSCAN instruction or the program set as the "low speed execution type" with the PLOW instruction cannot be deleted.
(2) The program to be transferred to the program memory by the PSWAPP instruction will have the program No. of the program to be deleted from the program memory.
(If there is an open program No. before the program to be deleted from the program memory, the program to be transferred to the program memory will not have the open program No.)
When program No. 2 is "Empty", the program transferred to the program memory is registered as program No. 3 by the program swapping of program No. 3 with this instruction.

| Program No. | Program name |  | Program No. | Program name |
| :---: | :---: | :---: | :---: | :---: |
| 1 | MAIN1 |  | 1 | MAIN1 |
| 2 | Empty | Swaps "MAIN3" with "MAIN6" | 2 | Empty |
| 3 | MAIN3 | by the PSWAPP instruction. | 3 | MAIN6 |
| 4 | MAIN4 | , | 4 | MAIN4 |
| 5 | MAIN5 |  | 5 | MAIN5 |

(3) Drive Nos. 1, 2, and 4 can be specified. (Drive 3 cannot be specified.)

- Drive 1: Memory card (RAM)
- Drive 2: Memory card (ROM)
- Drive 4: Standard ROM
(4) An extension (.QPG) need not be specified for the file name.
(5) The bit device specified by (D) is turned ON during the END processing of the scan where this instruction is completed. The bit device is turned OFF at the next END processing.
(6) The PLOADP, PUNLOADP and PSWAPP instructions cannot be executed simultaneously. If two or more of the above instructions are executed simultaneously, the instruction executed later will not be executed. When using the above instructions, provide interlocks manually to avoid simultaneous execution.
(7) When the programmable controller is powered OFF, then ON or the CPU module is reset after execution of the PSWAPP instruction, the following operation is performed.
(a) When boot setting has been made in the PLC parameter dialog box, the program where the boot setting has been made is transferred to the program memory.
When the program replaced by the PSWAPP instruction is to be executed, change the boot setting and program setting of the PLC parameter dialog box for the corresponding program name.
(b) When boot setting has not been made in the PLC parameter dialog box, "FILE SET ERROR (error code: 2400)" occurs.

1) When the program replaced by the PSWAPP instruction is to be executed, change the program setting of the PLC parameter dialog box for the corresponding program name.
2) To execute the program set in the program setting of the PLC parameter dialog box, write the corresponding program to the CPU module again.
(8) Do not execute this instruction in an interrupt program.
(Execution of this instruction in an interrupt program can cause a malfunction.)
(9) The PLC file settings of the program on which the PSWAPP instruction has been conducted are set as follows:
(a) File usage for each program

All the usage of file register, device initial value, comment, and local device of the program after the execution of the PSWAPP instruction are set as "Use PLC file setting".
(b) $1 / O$ refresh setting

Nothing is set for both input and output for the I/O refresh setting of the program after the PSWAPP instruction has been executed.
(10) The "PSWAPP instruction" and "write during RUN" processing cannot be executed simultaneously.
(a) When a write during RUN request is given during processing of the PSWAPP instruction, write during RUN is delayed.
Write during RUN is started after the processing of the PSWAPP instruction is completed.
(b) When the PSWAPP instruction is executed during write during RUN, the processing of the PSWAPP instruction is delayed.
The processing of the PSWAPP instruction is started after completion of write during RUN.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2410 | The drive No. or the file name specified in (51) or (32) does not exist. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 2413 | There is not enough memory to load the specified program in drive 0. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 4100 | The drive No. specified in (51) is invalid. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 4101 | The program specified in (51) is not in standby status or is being executed. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |

## Program Example

(1) The following program deletes "EFGH.QPG" stored in drive 0 from the memory, transfers "ABCD.QPG" stored in drive 4 to drive 0 , and places the program in standby status when MO is turned from OFF to ON.
[Ladder Mode]
[PSWAPP "EFGH" "4:ABCD" M10
[List Mode]


### 7.18.19 RBMOV, RBMOVP


(S) : Head number of the devices where the data to be transferred is stored (BIN 16 bits)
(D) : Head number of the devices of transfer destination (BIN 16 bits)
$\mathrm{n} \quad$ : Number of data to be transferred (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J! |  | UIG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | $\bigcirc$ |  |  |  |  |  | - |  | - |
| (D) | $\bigcirc$ |  |  |  |  |  | - |  | - |
| n | $\bigcirc$ |  |  |  |  |  | $\bigcirc$ |  | - |

## Function

(1) Transfers in batch 16-bit data of $n$ points from the device designated by (S) to location $n$ points from the device designated by (D).

(2) The transfer is available even if there is an overlap between the source and destination devices.

For the transmission to the smaller number of device, the data is transferred from (S). For the transmission to the larger number of device, the data is transferred from (S) $+(n-1)$.
However, as shown in the example below, when transferring data from $R$ to $Z R$, or from $Z R$ to $R$, the range to be transferred (source) and the range of destination must not overlap.

- ZR transfer range ((specified head No. of ZR) to (specified head No. of ZR + the number of transfers -1))
- $R$ transfer range ((specified head No. of $R+$ file register block No. $\times 32768$ ) to (specified head No. of $\mathrm{R}+$ file register block No. $\times 32768$ + the number of transfers -1 ))

Example Transfer ranges of ZR and R overlap when transferring 10000 points of data from ZR30000 (source) to R10 (block No. 1 of the destination).

- ZR transfer range $\rightarrow$ (30000) to (30000+10000-1) $\rightarrow$ (30000) to (39999)
- $R$ transfer range $\rightarrow(10+(1 \times 32768))$ to $(10+(1 \times 32768)+10000-1) \rightarrow(32778)$ to (42777)

Therefore, the range 32778 to 39999 overlaps.

(3) When (S) is a word device and (D) is a bit device, the number of bits designated by the bit device digit specification will be transferred. If K1Y30 has been designated by (D), the lower four bits of the word device designated by (S) will be transferred.


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4101 | The range of $n$ exceeds that of the corresponding device specified in (s) <br> or © $)$ <br> The file register is not specified for either (s) or (C). | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | - |

## RBMOV, RBMOVP

## Program Example

(1) The following program outputs the lower four bits of data in R66 to R69 to Y30 through Y3F in units of 4 points.
[Ladder Mode]

## [List Mode]

| [RBMOVP R66 | K1Y30 K4 |
| :---: | :---: | :---: | :---: | :---: |


|  | Before execution <br> (source of transfer) |
| ---: | :--- |
| b15-- - b4b3-- b0 |  |

After execution
(destination of transfer)

| 1 | 1 | 0 | 1 | Y33 to Y30 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Y37 to Y34 |
| 0 | 0 | 1 | 1 | Y3B to Y38 |
| 1 | 1 | 0 | 1 | Y3F to Y3C |

Ignored
(2) The following program outputs the data in X20 to X2F to R100 to R103 in units of 4 points. [Ladder Mode]
[List Mode]


Before $\quad \mathrm{X} 2 \mathrm{~F}-\mathrm{X} 2 \mathrm{CX} 2 \mathrm{~B}-\mathrm{X} 28 \mathrm{X} 27--\mathrm{X} 24 \mathrm{X} 23-\mathrm{X} 20$ execution $\underbrace{100000: 1: 1110: 1: 1: 0} 0: 1: 00$ (destination of transfer)
b15--- - - - - - - b4b3 - - b0
$\Rightarrow 010000000000001100 \mathrm{R} 100$ $\Rightarrow 00000000000001110 \mathrm{R} 101$




Filled with 0s

## RBMOV, RBMOVP

Point ${ }^{\rho}$
The RBMOV (P) instruction is useful to batch transfer a large quantity of file register data with the QnHCPU/QnPHCPU/ QnPRHCPU.
For the QnUCPU, the processing speed of the RBMOV instruction is equivalent to that of the BMOV instruction.
The comparison of processing speed between the RBMOV and BMOV instructions is as follows:
(1) Transfer from file registers to internal devices/internal devices to file registers

| CPU | Instruction | Target memory where file register is stored | 1 word |  | 1000 words |  | 10000 words |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| QnHCPU <br> QnPHCPU <br> QnPRHCPU | RBMOV | Standard RAM | 20.0 \% |  | 91.0 \% |  | $775.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | 22.0 \% |  | $305.0 \mu \mathrm{~s}$ |  | 2900.0 / s |  |
|  |  | Flash card *1 | 22.5 \% |  | $405.0 \mu \mathrm{~s}$ |  | $3950.0 \mu \mathrm{~s}$ |  |
|  | BMOV | Standard RAM | $7.5 \mu \mathrm{~s}$ |  | 76.2 \% |  | $720.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $8.0 \mu \mathrm{~s}$ |  | $384.0 \mu \mathrm{~s}$ |  | $3900.0 \mu \mathrm{~s}$ |  |
|  |  | Flash card *1 |  |  | 418.0 \% |  | 4250.0 / s |  |
| QnCPU | RBMOV | Standard RAM | 45.5 \% |  | $215.0 \mu \mathrm{~s}$ |  | $1850.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | 49.5 \% |  | $540.0 \mu \mathrm{~s}$ |  | $5150.0 \mu \mathrm{~s}$ |  |
|  |  | Flash card *1 |  |  |  |  |  |  |
|  | BMOV | Standard RAM | 17.5 нs |  | $177.0 \mu \mathrm{~s}$ |  | 1700.0 \% |  |
|  |  | SRAM card | 18.0 Hs |  | $500.0 \mu \mathrm{~s}$ |  | $5050.0 \mu \mathrm{~s}$ |  |
|  |  | Flash card *1 |  |  | $572.0 \mu \mathrm{~s}$ |  | $5800.0 \mu \mathrm{~s}$ |  |
| Q00UCPU Q01UCPU | RBMOV | Standard RAM | 12.2 s | 34.9 ¢s | 121.5 Hs | 145.1 ¢ | $1111.5 \mu \mathrm{~s}$ | $1135.1 \mu \mathrm{~s}$ |
|  |  | SRAM card*2 | - | - | - | - | - | - |
|  |  | Flash card *2 | - | - | - | - | - | - |
|  | BMOV | Standard RAM | $7.3 \mu \mathrm{~s}$ | 13.8 ¢s | 116.5 ¢s | $124.2 \mu \mathrm{~s}$ | $1106.5 \mu \mathrm{~s}$ | $1114.2 \mu \mathrm{~s}$ |
|  |  | SRAM card*2 | - | - | - | - | - | - |
|  |  | Flash card *2 | - | - | - | - | - | - |
| Q02UCPU | RBMOV | Standard RAM | $9.4 \mu \mathrm{~s}$ | $31.3 \mu \mathrm{~s}$ | $118.5 \mu \mathrm{~s}$ | $141.3 \mu \mathrm{~s}$ | $1108.5 \mu \mathrm{~s}$ | $1131.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $9.4 \mu \mathrm{~s}$ | $31.4 \mu \mathrm{~s}$ | 178.5 ¢ | $201.3 \mu \mathrm{~s}$ | $1708.5 \mu \mathrm{~s}$ | $1731.3 \mu \mathrm{~s}$ |
|  |  | Flash card *1 | $9.4 \mu \mathrm{~s}$ | 32.1 ¢ | 278.5 us | $301.3 \mu \mathrm{~s}$ | $2708.5 \mu \mathrm{~s}$ | $2731.3 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $5.0 \mu \mathrm{~s}$ | $11.6 \mu \mathrm{~s}$ | 114.5 ¢ | $122.3 \mu \mathrm{~s}$ | $1104.5 \mu \mathrm{~s}$ | $1112.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $5.1 \mu \mathrm{~s}$ | 11.7 \% | 174.5 Hs | $182.3 \mu \mathrm{~s}$ | $1704.5 \mu \mathrm{~s}$ | $1712.3 \mu \mathrm{~s}$ |
|  |  | Flash card *1 | $5.0 \mu \mathrm{~s}$ | 11.6 ¢s | 274.5 ¢s | $282.3 \mu \mathrm{~s}$ | $2704.5 \mu \mathrm{~s}$ | $2712.3 \mu \mathrm{~s}$ |
| Q03UD(E)CPU | RBMOV | Standard RAM | $11.3 \mu \mathrm{~s}$ | 16.8 ¢ | 120.7 нs | 127.1 ¢ | $1110.7 \mu \mathrm{~s}$ | $1117.1 \mu \mathrm{~s}$ |
|  |  | SRAM card | $11.2 \mu \mathrm{~s}$ | 16.7 ¢ | $180.7 \mu \mathrm{~s}$ | 187.1 $\mu \mathrm{s}$ | $1710.7 \mu \mathrm{~s}$ | 1717.1 / |
|  |  | Flash card *1 | $11.3 \mu \mathrm{~s}$ | 16.8 ¢s | 280.7 нs | $287.1 \mu \mathrm{~s}$ | $2710.7 \mu \mathrm{~s}$ | $2717.1 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $4.8 \mu \mathrm{~s}$ | $6.6 \mu \mathrm{~s}$ | 114.7 ¢s | 117.1 ¢s | 1104.7 s | $1107.1 \mu \mathrm{~s}$ |
|  |  | SRAM card | $4.8 \mu \mathrm{~s}$ | $6.6 \mu \mathrm{~s}$ | $174.7 \mu \mathrm{~s}$ | $177.1 \mu \mathrm{~s}$ | 1704.7 ms | 1707.1 / |
|  |  | Flash card *1 | $4.8 \mu \mathrm{~s}$ | $6.5 \mu \mathrm{~s}$ | 274.7 \%s | $277.1 \mu \mathrm{~s}$ | 2704.7 / s | 2707.1 / |
| Q04UD(E)HCPU | RBMOV | Standard RAM | $9.2 \mu \mathrm{~s}$ | 15.1 нs | 61.0 \% | 68.6 нs | $531.0 \mu \mathrm{~s}$ | $538.6 \mu \mathrm{~s}$ |
| Q06UD(E)HCPU |  | SRAM card | $9.4 \mu \mathrm{~s}$ | 15.6 ¢s | 165.0 нs | $172.6 \mu \mathrm{~s}$ | 1576.0 / | 1583.6 / |
| Q10UD(E)HCPU |  | Flash card *1 | $9.4 \mu \mathrm{~s}$ | 15.7 \% | 260.0 ¢s | $267.6 \mu \mathrm{~s}$ | $2526.0 \mu \mathrm{~s}$ | $2533.6 \mu \mathrm{~s}$ |
| Q13UD(E)HCPU | BMOV | Standard RAM | $4.1 \mu \mathrm{~s}$ | $5.6 \mu \mathrm{~s}$ | $56.0 \mu \mathrm{~s}$ | 58.6 нs | 526.0 \% | $528.6 \mu \mathrm{~s}$ |
| Q20UD(E)HCPU |  | SRAM card | $4.5 \mu \mathrm{~s}$ | $6.1 \mu \mathrm{~s}$ | 160.0 ¢s | $162.6 \mu \mathrm{~s}$ | $1571.0 \mu \mathrm{~s}$ | 1573.6 / |
| Q26UD(E)HCPU Q50UDEHCPU Q100UDEHCPU |  | Flash card *1 | $4.3 \mu \mathrm{~s}$ | $6.2 \mu \mathrm{~s}$ | 255.0 ¢ | $257.6 \mu \mathrm{~s}$ | 2521.0 us | 2523.6 s |

*1: When file registers are stored in the Flash card, no processing is performed for transfer from internal devices to file registers.
*2: Unusable for the Q00UCPU and Q01UCPU.
(2) Transfer from file registers to file registers

| CPU | Instruction | Target memory where file register is stored | 1 word |  | 1000 words |  | 10000 words |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |
| QnHCPU <br> QnPHCPU <br> QnPRHCPU | RBMOV | Standard RAM | 20.0 ¢ |  | $91.0 \mu \mathrm{~s}$ |  | $775.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $22.5 \mu \mathrm{~s}$ |  | $545.0 \mu \mathrm{~s}$ |  | $5300.0 \mu \mathrm{~s}$ |  |
|  | BMOV | Standard RAM | $7.5 \mu \mathrm{~s}$ |  | $77.0 \mu \mathrm{~s}$ |  | $720.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $8.5 \mu \mathrm{~s}$ |  | $692.0 \mu \mathrm{~s}$ |  | $7050.0 \mu \mathrm{~s}$ |  |
| QnCPU | RBMOV | Standard RAM | $45.5 \mu \mathrm{~s}$ |  | $215.0 \mu \mathrm{~s}$ |  | $1850.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $50.0 \mu \mathrm{~s}$ |  | $870.0 \mu \mathrm{~s}$ |  | $8350.0 \mu \mathrm{~s}$ |  |
|  | BMOV | Standard RAM | $17.5 \mu \mathrm{~s}$ |  | $179.0 \mu \mathrm{~s}$ |  | $1700.0 \mu \mathrm{~s}$ |  |
|  |  | SRAM card | $18.5 \mu \mathrm{~s}$ |  | $839.0 \mu \mathrm{~s}$ |  | $8600.0 \mu \mathrm{~s}$ |  |
| Q00UCPU <br> Q01UCPU | RBMOV | Standard RAM | $12.6 \mu \mathrm{~s}$ | $35.3 \mu \mathrm{~s}$ | $232.5 \mu \mathrm{~s}$ | $256.1 \mu \mathrm{~s}$ | $2211.5 \mu \mathrm{~s}$ | $2235.1 \mu \mathrm{~s}$ |
|  |  | SRAM card*1 | - | - | - | - | - | - |
|  | BMOV | Standard RAM | $7.7 \mu \mathrm{~s}$ | $14.2 \mu \mathrm{~s}$ | $227.5 \mu \mathrm{~s}$ | $234.2 \mu \mathrm{~s}$ | $2206.5 \mu \mathrm{~s}$ | $2214.2 \mu \mathrm{~s}$ |
|  |  | SRAM card*1 | - | - | - | - | - | - |
| Q02UCPU | RBMOV | Standard RAM | $9.6 \mu \mathrm{~s}$ | $31.5 \mu \mathrm{~s}$ | $228.5 \mu \mathrm{~s}$ | $252.3 \mu \mathrm{~s}$ | $2208.5 \mu \mathrm{~s}$ | $2231.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $9.6 \mu \mathrm{~s}$ | $31.5 \mu \mathrm{~s}$ | $378.5 \mu \mathrm{~s}$ | $401.3 \mu \mathrm{~s}$ | $3708.5 \mu \mathrm{~s}$ | $3731.3 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $5.2 \mu \mathrm{~s}$ | $11.8 \mu \mathrm{~s}$ | $224.5 \mu \mathrm{~s}$ | $232.3 \mu \mathrm{~s}$ | $2204.5 \mu \mathrm{~s}$ | $2212.3 \mu \mathrm{~s}$ |
|  |  | SRAM card | $5.2 \mu \mathrm{~s}$ | 11.8 us | $374.5 \mu \mathrm{~s}$ | $382.3 \mu \mathrm{~s}$ | $3704.5 \mu \mathrm{~s}$ | $3712.3 \mu \mathrm{~s}$ |
| Q03UD(E)CPU | RBMOV | Standard RAM | $11.2 \mu \mathrm{~s}$ | $16.7 \mu \mathrm{~s}$ | $230.7 \mu \mathrm{~s}$ | $237.1 \mu \mathrm{~s}$ | $2210.7 \mu \mathrm{~s}$ | $2217.1 \mu \mathrm{~s}$ |
|  |  | SRAM card | $11.6 \mu \mathrm{~s}$ | $16.7 \mu \mathrm{~s}$ | $380.7 \mu \mathrm{~s}$ | $387.1 \mu \mathrm{~s}$ | $3710.7 \mu \mathrm{~s}$ | $3717.1 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $4.9 \mu \mathrm{~s}$ | $6.7 \mu \mathrm{~s}$ | $224.7 \mu \mathrm{~s}$ | $227.1 \mu \mathrm{~s}$ | $2204.7 \mu \mathrm{~s}$ | $2207.1 \mu \mathrm{~s}$ |
|  |  | SRAM card | $5.2 \mu \mathrm{~s}$ | $6.7 \mu \mathrm{~s}$ | $374.7 \mu \mathrm{~s}$ | $377.1 \mu \mathrm{~s}$ | $3704.7 \mu \mathrm{~s}$ | $3707.1 \mu \mathrm{~s}$ |
| Q04UD(E)HCPU Q06UD(E)HCPU Q10UD(E)HCPU Q13UD(E)HCPU Q20UD(E)HCPU Q26UD(E)HCPU Q50UDEHCPU Q100UDEHCPU | RBMOV | Standard RAM | $9.3 \mu \mathrm{~s}$ | $15.5 \mu \mathrm{~s}$ | $118.0 \mu \mathrm{~s}$ | $124.6 \mu \mathrm{~s}$ | $1102.0 \mu \mathrm{~s}$ | $1107.6 \mu \mathrm{~s}$ |
|  |  | SRAM card | $9.7 \mu \mathrm{~s}$ | $15.5 \mu \mathrm{~s}$ | $365.0 \mu \mathrm{~s}$ | $371.6 \mu \mathrm{~s}$ | $3571.0 \mu \mathrm{~s}$ | $3578.6 \mu \mathrm{~s}$ |
|  | BMOV | Standard RAM | $4.3 \mu \mathrm{~s}$ | $6.2 \mu \mathrm{~s}$ | $113.0 \mu \mathrm{~s}$ | $115.6 \mu \mathrm{~s}$ | $1096.0 \mu \mathrm{~s}$ | $1098.6 \mu \mathrm{~s}$ |
|  |  | SRAM card | $4.5 \mu \mathrm{~s}$ | $6.1 \mu \mathrm{~s}$ | $360.0 \mu \mathrm{~s}$ | 362.6 ¢ | 3566.0 s | 3568.6 s |

*1: Unusable for the Q00UCPU and Q01UCPU.

### 7.18.20umsg


(s) : String to display on display unit, or lead number (string) of device storing string to display

| Setting Data | Internal Devices |  | R, ZR | Indirect Specification | J! |  | U..1G: | Zn | Constants |  | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  |  | Bit | Word |  |  | K, H | Real String |  |
| (S) | - | $\bigcirc$ |  | $\bigcirc$ | - |  |  |  |  | $\triangle$ *1 | - |

*1: Only strings can be used

## Function

(1) The string data specified by (5) is displayed as a user message in the display unit.

The string specified directly by (S) (surrounded by double quotation marks (")) or the string from the device number specified by (S) until the device number storing " $00_{\mathrm{H}}$ " is displayed.

(2) Strings of up to 128 single-byte characters can be displayed in the display unit.
(3) The user message is displayed when the UMSG instruction command is rising. If the string is changed while the command is on, then the modified user message will appear in the display unit.
(4) The string specified by the UMSG instruction is displayed upon END processing. If two or more UMSG instructions are executed, then the last UMSG instruction executed before the END is valid. If two or more programs are running, then the last UMSG instruction to be executed is valid.
(5) This instruction is not processed if it is run when no display unit is mounted.
(6) If the "ESC" key on the display unit is pressed while a user message is being displayed, the displayed message will disappear.
To display the message again, execute "User Message" from the menu screen on the display unit.
(7) If a NULL code $\left(00_{\mathrm{H}}\right)$ is specified as the argument to this instruction, then any message currently being displayed will disappear.
The procedure for specifying a NULL code $\left(00_{\mathrm{H}}\right)$ in the instruction parameter is as follows.


See the MELSEC-L CPU Module User's Manual (Function Explanation, Program Fundamentals) for details about the display unit.

## Operation Error

(1) The following will cause a computation error, setting the error flag (SMO), and storing an error code in SD0.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | $\mathbf{Q n H}$ | $\mathbf{Q n P H}$ | QnPRH | QnU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | LCPU

## Program Example

(1) This program displays the string stored after D10 on the display unit, when X10 is set to "on".

## [Ladder Mode]

## [List Mode]


[Action]

|  | b15 to b8 | b7 to b0 |
| :---: | :---: | :---: |
| D10 | 4CH (i) | $69 \mathrm{H}(\mathrm{L})$ |
| D11 | $6 \mathrm{EH}(\mathrm{e})$ | $65 \mathrm{H}(\mathrm{n})$ |
| D12 | 2DH (A) | $41 \mathrm{H}(-)$ |
| D13 | 20H (w) | $77 \mathrm{H}(\mathrm{r})$ |
| D14 | $6 \mathrm{FH}(\mathrm{r})$ | $72 \mathrm{H}(\mathrm{o})$ |
| D15 | $6 \mathrm{BH}(\mathrm{i})$ | $69 \mathrm{H}(\mathrm{k})$ |
| D16 | $6 \mathrm{EH}(\mathrm{g})$ | $67 \mathrm{H}(\mathrm{n})$ |
| D17 | 00 H |  |
|  |  |  |


instruction
(2) This program displays "Line-A Working" on the display unit when M0 is set to "on".
[Ladder Mode]
[List Mode]

[Action]

| b15 to b8 | b7 to b0 |
| :---: | :---: |
| $60_{\mathrm{H}}$ | $82_{\mathrm{H}}$ |
| $89_{\mathrm{H}}$ | $83_{\mathrm{H}}$ |
| $43_{\mathrm{H}}$ | $83_{\mathrm{H}}$ |
| $93_{\mathrm{H}}$ | $83_{\mathrm{H}}$ |
| $40_{\mathrm{H}}$ | $81_{\mathrm{H}}$ |
| $5 \mathrm{E}_{\mathrm{H}}$ | $89_{\mathrm{H}}$ |
| $5 \mathrm{D}_{\mathrm{H}}$ | $93_{\mathrm{H}}$ |
| $86_{\mathrm{H}}$ | $92_{\mathrm{H}}$ |
| $0000_{\mathrm{H}}$ |  |



(3) This program displays "Line-B stop" on the display unit when X10 is set to "on", and clears the message when X10 is set to "off".
[Ladder Mode]
[List Mode]

[Action]

|  | X10 set to "on" |  | X10 set to "off" |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { 2009/10/20 (TUE) } \\ 13: 37: 27 \end{gathered}$ |  | User message Line-B stop |  | $\begin{gathered} \text { 2009/10/20 (TUE) } \\ 13: 37: 30 \end{gathered}$ |

### 8.1 Network refresh instructions

## Remark

In this chapter, instruction names are abbreviated as follows if not specified particularly.

- S(P).ZCOM $\rightarrow$ ZCOM
- S(P).RTWRITE $\rightarrow$ RTWRITE
- S(P).RTREAD $\rightarrow$ RTREAD
8.1.1
S.ZCOM, SP.ZCOM



LCPU


Jn : Network No. of host station (BIN 16 bits)
Un : Head I/O number of host station network module (BIN 16 bits)

| Setting Data | Internal Devices |  | R, ZR | J |  | UWIG: | Zn | Constants | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| - | - |  |  |  |  |  |  |  |  |

The ZCOM instruction is used to perform refresh at any timing during execution of a sequence program.
The targets of refresh performed by the ZCOM instruction are indicated below.

- Refresh of CC-Link IE Controller Network (when refresh parameters are set) (QCPU only)
- Refresh of CC-Link IE Field Network (when refresh parameters are set)
(Universal model QCPU whose serial number (first five digits) is "12012" or later and LCPU whose serial number (first five digits) is "13012" or later only)
- Refresh of MELSECNET/H (when refresh parameters are set) (QCPU only)
- Auto refresh of CC-Link (when refresh device is set)
- Auto refresh of intelligent function module (when auto refresh is set)


## Function

(1) When the ZCOM instruction is executed, the CPU module temporarily suspends processing of the sequence program and conducts refresh processing of the network modules designated by Jn/Un. (For LCPU whose serial number (first five digits) is "13011" or earlier, the designation by Jn cannot be made.)


## S.ZCOM, SP.ZCOM

(2) The ZCOM instruction does not perform the following processing.
(a) Communication processing between CPU module and programming tool
(b) Monitor processing of other station
(c) Read processing of buffer memory of other intelligent function module by serial communication module.
(d) Low-speed cyclic data transmission of MELSECNET/H
(3) CC-Link IE Controller Network and MELSECNET/H (PLC to PLC network)
(a) When the scan time for the sequence program of host station is longer than the scan time for the other station, the ZCOM instruction is used to ensure the data reception from the other station.
(1) Example of data communications when the ZCOM instruction is not used

(2) Example of data communications when the ZCOM instruction is used


For details on the transmission delay time on CC-Link IE Controller Network and MELSECNET/H (PLC to PLC network), refer to the manuals below:

- CC-Link IE Controller Network Reference Manual
- Q Corresponding MELSECNET/H Network System Reference Manual (PLC to PLC network)
(b) When the link scan time is longer than the sequence program scan time, data communications will not be faster even if the ZCOM instruction is used.

(4) MELSECNET/H (remote I/O network)

The link refresh of the remote master station is performed by the "END processing" of the CPU module.
Since link scan is performed at completion of link refresh, link scan 'synchronizes' with the program of the CPU module. When the ZCOM instruction is used at the remote master station, link refresh is performed at the point of ZCOM instruction execution, and link scan is performed at completion of link refresh.
Hence, use of the ZCOM instruction at the remote master station speeds up send/receive processing to/from the remote I/O station.
(1) When the ZCOM instruction is not used

(2) When the ZCOM instruction is used


For details on the transmission delay time on MELSECNET/H (remote I/O network), refer to the manual below:

- Q Corresponding MELSECNET/H Network System Reference Manual (Remote I/O network)
(5) The ZCOM instruction can be used as many times as desired in sequence programs.

However, note that each execution of a refresh operation will lengthen the sequence program scan time by the amount of time required for the refresh operation.
(6) Designating "Un" in the argument enables the target designation of the intelligent function as well as the network modules.
In this case, the auto refresh is performed for the buffer memory of the intelligent function modules. (It replaces the FROM/TO instructions.)
(7) Only with the Universal model QCPU and LCPU, interruption of processing is enabled during the execution of the ZCOM instruction. However, when refresh data are used in an interrupted program, the data can split.

## Point ${ }^{\circ}$

1. The ZCOM instruction cannot be used in a fixed cycle execution type program or interrupt program.
2. The Redundant CPU has restrictions on use of the ZCOM instruction. Refer to the manual below for details.

- QnPRHCPU User's Manual (Redundant System)


## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2111 | The module specified with the head I/O number is not a network module or intelligent function module. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| 4102 | The specified network number is not connected to the host station. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | ${ }^{* 1}$ |
|  | The module specified with the head I/O number is not a network module or intelligent function module. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

*1: This error applies to modules whose first five digits of the serial number is "13012" or later.

## Point ${ }^{\rho}$

To perform only communication with external devices, use the COM instruction (refer to Page 407, Section 7.6.9 and Page 409, Section 7.6.10).

## Program Example

(1) The following program conducts a link refresh for the network module of network No. 6 while X0 is ON.
[Ladder Mode]
[List Mode]
[S.2COM J6

(2) The following program conducts a link refresh for the network module mounted to the position whose head I/O number is a $\mathrm{X} / \mathrm{Y} 30$ to $\mathrm{X} / \mathrm{Y} 4 \mathrm{~F}$ while XO is ON .
[Ladder Mode]

[List Mode]


### 8.2 Reading/Writing Routing Information

### 8.2.1 S.RTREAD, SP.RTREAD


n : Transfer destination network No. (1 to 239) (BIN 16 bits)
(D) : Head number of the devices that stores the read data (Device name)

| Setting Data | Internal Devices |  | R, ZR | Ј.... |  | U'IG: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Reads data from transfer destination network number specified by n , using routing information set by the routing parameters, and stores it into the area starting from (D).
(2) If no data for the transfer destination network number specified by n is set at the routing parameters, stores 0 into the area starting from (D).
(3) The contents of the data stored in the area starting from (D) is as indicated below.

|  | (Individual data ranges) |  |
| ---: | :--- | :--- |
|  | (D) +0 | Relay network number |
| +1 | (1 to 239) |  |
| Relay station number | See the table below. |  |
|  | Summy |  |

[Specification range of relay station number]

| Network Type | Specification Range |
| :--- | :--- |
| MELSECNET/H | 1 to 64 |
| CC-Link IE Controller Network | 1 to 120 |
| CC-Link IE Field Network | • Master station: Fixed at 125. (The fixed value is stored.) |

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value in $n$ is the value other than 1 to 239. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| 4101 | The device specified by (D) exceeds the range of the corresponding <br> device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program reads the routing information for the network number specified by DO when XO is turned ON.
[Ladder Mode]
[S. RTREAD DO D1
[Content of routing parameter setting]

| [Operation] |  | [Content of routing parameter setting] |  |  |
| :---: | :---: | :---: | :---: | :---: |
| D0 | 1 | Transfer destination network number | Relay network number | Relay station number |
| D1 | 10 | 1 | 10 | 3 |
| D2 | 3 | 2 | 10 | 2 |
| D3 | Dummy | 3 | 10 | 1 |

### 8.2.2 S.RTWRITE, SP.RTWRITE



## Function

(1) Registers routing information of (S) or later in the area for the transfer destination network number specified by n in the routing parameters.
(2) The following shows the contents of data to be set at (S) or later.

|  | (Individual data ranges) |  |
| :---: | :---: | :---: |
| (S) +0 | Relay network number | (0 to 239) |
| +1 | Relay station number | See the table below. |
| +2 | Dummy |  |

[Specification range of relay station number]

| Network Type | Specification Range |
| :--- | :--- |
| MELSECNET/H | 1 to 64 |
| CC-Link IE Controller Network | 1 to 120 |
| CC-Link IE Field Network | • Master station: Fixed at 125. <br>  •Local station: 1 to 120 |

(3) If data for the transfer destination network number specified by n is set in the routing parameters, it is used to update the data in the area starting from (S).
(4) If all data in (S) or later (S +0 to (S) +2 ) is 0 , the data for the transfer destination network number specified by n is deleted from the routing parameters.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON , and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4100 | The value in n is the value other than 1 to 239. <br> The data of (s) or later exceeds each setting range. <br> The total number of routing information registered in the routing parameter of the network parameters and routing information registered with the RTWRITE instruction exceeds 64. | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| 4101 | The device specified by (s) exceeds the range of the corresponding device. | - | - | - | - | $\bigcirc$ | $\bigcirc$ |

## Program Example

(1) The following program writes the routing information specified by D1 to D3 to the network module of the network number specified by DO when XO is turned ON.
[Ladder Mode]

## [List Mode]

| [S.RTWRITE | DO | D1 |
| :---: | :---: | :---: |
|  |  |  |
| [END |  |  |



| Instruction |  |
| :--- | :--- |
| Device |  |
| LD |  |
| S. RTWRITE | DO |
| END | D1 |


| [Operation] |  | [Content of routing parameter setting] |  |  |
| :---: | :---: | :---: | :---: | :---: |
| D0 | 1 | Transfer destination network number | Relay network number | Relay station number |
| D1 | 20 | 1 | 20 | 1 |
| D2 | 1 | 2 | 10 | 2 |
| D3 | Dummy | 3 | 10 | 1 |

## CHAPTER 9 multiple cpu dedicated INSTRUCTION

### 9.1 Writing to the CPU Shared Memory of Host CPU

The S.TO or TO instruction is used to write to the CPU shared memory of the host station in the multiple CPU system.

The following table indicates the usability of the S.TO and TO instructions.

| CPU Module |  | S.TO Instruction | TO Instruction |
| :--- | :--- | :---: | :---: |
| Basic model QCPU | Q00JCPU | Unusable | Unusable |
|  | Q00CPU, Q01CPU | Usable | Usable |
| High Performance model QCPU | Q02CPU, Q02HCPU, <br> Q06HCPU, Q12HCPU, <br> Q25HCPU | Usable | Unusable |
|  | Q02PHCPU, Q06PHCPU, <br> Q12PHCPU, Q25PHCPU | Usable | Unusable |
|  | Q12PRHCPU, Q25PRHCPU | Unusable | Unusable |
|  | Q00UJCPU | Unusable | Unusable |
| Q00UCPU, Q01UCPU, Q02UCPU, |  |  |  |
| LCPU | Q06UDCPU, Q04UDHCPU, <br> Q13UDHCPU, Q20UDHCPU, <br> Q26UDHCPU, Q03UDECPU, | Usable | Usable |

(1) Operation of S.TO instruction

The S.TO instruction can write data to the CPU shared memory of the host CPU module.
The following figure shows the processing performed when the S.TO instruction is executed in CPU No. 1.

(2) Operation of the TO instruction

The TO instruction can write device memory data to the following memories.

- CPU shared memory of host CPU module
- Buffer memory of intelligent function module

The following figure shows the processing performed when the TO instruction is executed in CPU No. 1.

CPU No. 1
Intelligent
CPU No. 2 function module


## Point ${ }^{\rho}$

Both of the S.TO and TO instructions can be used for the Basic model QCPU and Universal model QCPU to write data to the CPU shared memory. However, use of the TO instruction is recommended to write data to the CPU shared memory of the host CPU module, since use of S.TO instruction reduces the number of steps and processing time.

## Remark

Refer to Page 428, Section 7.8 .2 when writing to the buffer memory of the intelligent function module by the TO instruction.
9.1.1 s.то, sp.то


Basic
High
Process


Universa


- Q00CPU, Q01C
e serial
umber (fir "04122" or later.
- High Performance model QCPU: Function version B or later

| S.TO |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | S.TO | n1 | n2 | n3 | n4 | (D) |
| Command |  |  |  |  |  |  |  |
| SP.TO | - | SP.TO | n1 | n2 | n3 | n4 | (D) |

n1 : Head I/O number of the host CPU (BIN 16 bits)
n2 : CPU shared memory address of the write destination host CPU (BIN 16 bits) -Basic model QCPU: 0 to 511
-High Performance model QCPU, Process CPU, Universal model QCPU: 0 to 4095
n3 : Head number of the devices where data to be written is stored (BIN 16 bits)
n4 : Number of data blocks to be written (BIN 16 bits)
-Basic model QCPU: 1 to 320
-High Performance model QCPU, Process CPU: 1 to 256
-Universal model QCPU: 1 to 2048
(D) : Device of the host CPU which is turned ON for one scan by the completion of writing (bits)

| Setting Data | Internal Devices |  | R, ZR | Ju! |  | U | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| n2 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| n3 | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n4 | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | $\bigcirc$ |  | - |  |  |  | - | - |

## Function

(1) Writes device data of words n 3 to n 4 to the CPU shared memory address specified by n 2 of the host CPU module or later address.
When writing is completed, the completion bit specified by (D) turns ON.

(a) CPU shared memory address of the Basic model QCPU

(b) CPU shared memory address of the High Performance model QCPU, Process CPU and Universal model QCPU*2

*1: Usable as a user free area when auto refresh setting is not made.
In addition, even when auto refresh setting is made, the auto refresh send range or later is usable as a user free area.
*2: Data cannot be written to the multiple CPU high speed transmission area of the Universal model QCPU with the S(P).TO instruction.
(2) When the number of write points is 0 , no processing is performed and the completion device does not turn ON, either.
(3) The S.TO instruction can be executed once to one scan for each CPU.

When execution condition is established at two or more places at the same time, the S.TO instruction executed later is not processed since handshake is established automatically.
(4) The number of data that can be written varies depending on the target CPU module.

| CPU module | Number of Write Points |
| :--- | :---: |
| Basic model QCPU | 1 to 320 |
| High Performance model QCPU <br> Process CPU | 1 to 256 |
| Universal model QCPU | 1 to 2048 |

Writing data to CPU shared memory can be performed using the intelligent function module device.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2107 | When the head I/O number (n1) of the host CPU is other than that of the host CPU. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 2110 | No CPU module is installed at the position specified for the head I/O number of the CPU module. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |
| 4002 | When the specified instruction is improper. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |
| 4003 | When the number of devices specified is incorrect. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |
| 4004 | When an Unavailable device is specified. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |
| 4100 | When the head I/O number ( n 1 ) of the host CPU is other than $3 E 0_{\mathrm{H}} /$ $3 E 1_{H} / 3 E 2_{H} / 3 E 3_{H}$. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |
|  | When the host CPU operation information area, system area, or host CPU refresh area is specified to the CPU shared memory address ( n 2 ) of the write destination. | - | $\bigcirc$ | $\bigcirc$ | - | - | - |
| 4101 | When the number of write points ( n 4 ) is outside the specified range of the setting data. <br> When the head of the CPU shared memory address (n2) of the write destination host CPU exceeds the CPU shared memory address range. When the CPU shared memory address ( n 2 ) + the number of write points ( $n 4$ ) of the write destination host CPU exceeds the CPU shared memory address range. <br> When the head number of the devices (n3) where the data to be written is stored + the number of write points ( $n 4$ ) exceeds the device range. | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ | - |
| 4111 | When the host CPU operation information area, system area, or host CPU refresh area is specified to the CPU shared memory address (n2) of the write destination. | $\bigcirc$ | - | - | - | $\bigcirc$ | - |
| 4112 | When the head I/O number (n1) of the host CPU is other than that of the host CPU. | $\bigcirc$ | - | - | - | $\bigcirc$ | - |

## Program Example

(1) The following program stores 10 points of data from D0 into address $800_{H}$ of the CPU shared memory of CPU No. 1 when XO is turned ON.

## [Ladder Mode]

## [List Mode]



The n 1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.

|  | CPU Slot | Slot 0 | Slot 1 | Slot 2 |
| :---: | :---: | :---: | :---: | :---: |
| Head I/O number | 3 E 00 | 3 E 10 | 3 E 20 | 3 E 30 |
| n 1 | 3 E 0 | 3 E 1 | 3 E 2 | 3 E 3 |

### 9.1.2 TO, TOP, DTO, DTOP



- Q00CPU, Q01CPU: The serial number (first five digits) is "04122" or later.
TO, DTO
n1 : Head I/O number of the host CPU (BIN 16 bits)
- Basic model QCPU: 3E0 ${ }_{H}$
- Universal model QCPU: $3 \mathrm{E} 0_{H}$ to $3 E 3_{H}$
n2 : CPU shared memory address of the write destination host CPU (BIN 16 bits)
- Basic model QCPU: 192 to 511
- Universal model QCPU: 2048 to 4095, 10000 to $24335^{* 2}$
(5) : Data to be written or head number of the devices where the data to be written is stored (BIN 16 bits)
n3 : Number of data blocks to be written (BIN 16 bits)
- Basic model QCPU: TO(P): 1 to 320, DTP(P) : 1 to 160
- Universal model QCPU: TO(P): 1 to $14336^{* 2}$, DTP(P) : 1 to $7168^{* 2}$

| Setting Data | Internal Devices |  | R, ZR | J! |  | U1G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | $\bigcirc$ |
| n2 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (S) | $\bigcirc$ |  |  | - |  |  |  | $\bigcirc$ | - |
| n3 | $\bigcirc$ |  |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

The setting range varies depending on the auto refresh setting range of the multiple CPU high speed transmission function.

## Function

## TO

(1) Writes device data of words (s) to n3 to the CPU shared memory address specified by n2 of the host CPU module or later address.

Host CPU


When a constant is specified to (s), writes the same data (value specified to (S) to the area of n 3 words from the specified CPU shared memory.

(a) CPU shared memory addresses of the Basic model QCPU

(b) CPU shared memory address of the Universal model QCPU*3

*2: Usable as a user free area when auto refresh setting is not made.
In addition, even when auto refresh setting is made, the auto refresh send range or later is usable as a user free area.
*3: With the following CPU modules, data cannot be written to the multiple CPU high speed transmission area.
-Q00UCPU
-Q01UCPU
-Q02UCPU
(2) No processing is performed when the number of write points is 0 .
(3) The number of write data varies depending on the target CPU module.

| CPU module | Number of Write Points |
| :--- | :---: |
| Basic model QCPU | 1 to 320 |
| Universal model QCPU | 1 to 14336 |

## DTO

(1) Writes device data of words (S) to $(\mathrm{n} 3 \times 2)$ to the CPU shared memory address specified by n 2 of the host CPU module or later address.

Host CPU


When a constant is specified to (S), writes the same data (value specified to (S) to the area of ( $\mathrm{n} 3 \times 2$ ) words from the specified CPU shared memory.

(2) No processing is performed when the number of write points is 0 .
(3) The number of data that can be written varies depending on the target CPU module.

| CPU module | Number of Write Points |
| :--- | :---: |
| Basic model QCPU | 1 to 160 |
| Universal model QCPU | 1 to 7168 |

## Point ${ }^{\circ}$

Writing data to CPU shared memory can be performed using the intelligent function module device.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error code | Error details | $\begin{gathered} \hline \text { Q00J/ } \\ \text { Q00/ } \\ \text { Q01 } \end{gathered}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2110 | No CPU module is installed at the position specified for the head I/O number of the CPU module. | $\bigcirc$ | - | - | - | $\bigcirc$ | - |
| 4101 | When the number of write points $(\mathrm{n} 3)$ is outside the specified range of the setting data. <br> When the CPU shared memory address (n2) of the write destination host CPU + the number of write points ( $n 3$ ) exceeds the CPU shared memory range. <br> When the head of CPU shared memory address ( n 2 ) of the write destination host CPU is outside the allowable range. | $\bigcirc$ | - | - | - | $\bigcirc$ | - |
| 4111 | When the head of CPU shared memory address (n2) of the write destination host CPU is an invalid value. | $\bigcirc$ | - | - | - | $\bigcirc$ | - |
| 4112 | When the I/O number specified in (n1) is other than that of the host CPU (Exclude the case of whe $n$ the multiple CPU high speed transmisson area of other CPU is used.) | $\bigcirc$ | - | - | - | $\bigcirc$ | - |

## Program Example

(1) The following program stores 10 points of data from DO into address 10000 of the CPU shared memory of CPU No. 1 when XO is turned ON.

## [Ladder Mode]

## [List Mode]


(2) The following program stores 20 points of data from D0 into address 10000 of the CPU shared memory of CPU No. 4 when XO is turned ON.

## [Ladder Mode]


[List Mode]


## Remark

The n 1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.

|  | CPU Slot | Slot 0 | Slot 1 | Slot 2 |
| :---: | :---: | :---: | :---: | :---: |
| Head I/O number | $3 E 00$ | $3 E 10$ | $3 E 20$ | $3 E 30$ |
| n 1 | $3 E 0$ | $3 E 1$ | $3 E 2$ | $3 E 3$ |

## 9.2 <br> Reading from the CPU Shared Memory of another CPU

The FROM $(P) / D F R O(P)$ instruction of Multiple CPU system can be read from the following memories.

- Buffer memory of intelligent function module
- CPU shared memory of other CPU module
- CPU shared memory of host CPU module (applicable for the Basic model QCPU and Universal model QCPU)

The following figure shows the processing performed when the $\operatorname{FROM}(\mathrm{P})$ instruction is executed in CPU No. 1.


## Remark

Refer to Page 426, Section 7.8.1 for reading the buffer memory of the intelligent function module with the FROM/DFRO instruction.

### 9.2.1 <br> FROM, FROMP, DFRO, DFROP

1 When Basic model QCPU, Universal model QCPU is used

n1 : Head I/O number of the reading target CPU module (BIN 16 bits)

- Basic model QCPU: 3EOH to $3 E 2_{\mathrm{H}}$
- Universal model QCPU: $3 \mathrm{E} 0_{\mathrm{H}}$ to $3 \mathrm{E} 3_{\mathrm{H}}$
n2 : Head address of data to be read (BIN 16 bits)
-Basic model QCPU: 0 to 512
- Universal model QCPU: 0 to 4095, 10000 to $24335^{* 1}$
(D) : Head number of the devices where the read data is stored (BIN 16 bits)
n3 : Number of read data (BIN 16 bits)
-Basic model QCPU: FROM(P): 1 to 512, DFRO(P) : 1 to 256
-Universal model QCPU: FROM(P): 1 to 14336*1, DRRO(P) : 1 to 7168*1

| Setting Data | Internal Devices |  | R, ZR | गा! |  | UIG: | Zn | Constants K, H | $\begin{gathered} \text { Other } \\ \mathrm{U} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n1 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | $\bigcirc$ |
| n2 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |
| (D) | - | $\bigcirc$ |  | - |  |  |  | - | - |
| n3 | - | $\bigcirc$ |  | $\bigcirc$ |  |  |  | $\bigcirc$ | - |

*1: The setting range varies depending on the auto refresh setting range of the multiple CPU high speed communication function.

## Function

## FROM

(1) Reads the data of $n 3$ words from the CPU shared memory address designated by $n 2$ of the CPU module designated by n 1 , and stores that data into the area starting from the device designated by ( D .

(a) CPU shared memory address of the Basic model QCPU


## FROM, FROMP, DFRO, DFROP

(b) CPU shared memory address of the Universal model QCPU*3

*2: Usable as a user free area when auto refresh setting is not made.
When auto refresh setting is made, the auto refresh send range and later are usable as a user free area.
*3: With the following CPU modules, data cannot be read from the multiple CPU high speed transmission area.
-Q00UCPU
-Q01UCPU
-Q02UCPU
(2) When 0 is specified in n 3 as the number of data to be read, no processing is performed.
(3) The number of data to be read changes depending on the target CPU module.

| CPU Module | Number of Read Points |
| :--- | :---: |
| Basic model QCPU | 1 to 512 |
| Universal model QCPU | 1 to 14336 |

## DFRO

(1) Reads the data of ( $\mathrm{n} 3 \times 2$ ) words from the CPU shared memory address designated by n 2 of the CPU module designated by n 1 , and stores that data into the area starting from the device designated by (D).

(2) When 0 is specified in n 3 as the number of data to be read, no processing is performed.
(3) The number of data to be read changes depending on the target CPU module.

| CPU Module | Number of Read Points |
| :--- | :---: |
| Basic model QCPU | 1 to 256 |
| Universal model QCPU | 1 to 7168 |

## Point ${ }^{\circ}$

Read of data from the CPU shared memory can also be performed using the intelligent function module devices.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or $\mathrm{Qn}(\mathrm{H}) / \mathrm{QnPH} / \mathrm{QnPRHCPU}$ User's Manual (Function Explanation, Program Fundamentals).

## Operation Error

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 2110 | No CPU module is installed at the position specified for the head I/O <br> number of the CPU module. | 0 | - | - | - | - | - |
|  | The head of the CPU shared memory address (n2) which performs <br> reading is outside the CPU shared memory range. <br> The address of the CPU shared memory (n2) which performs reading + <br> the number of read points (n3) is outside the CPU shared memory <br> range. <br> The read data storage device number © plus the number of read points <br> (n3) is outside the specified device range. <br> When the head of the CPU shared memory address (n2) which <br> performs reading is an invalid value. (4097 to 9999) | O | - | - | - | - | - |

## Program Example

(1) The following program stores 10 points of data from address $\mathrm{CO}_{\mathrm{H}}$ of the CPU shared memory of CPU No. 2 into the area starting from DO when XO is turned ON.
[Ladder Mode]

| 0 | H3E1 | H80 | D0 | K10 | ] | Step | Instruction |  | Device |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 |  |  |  |  | 7 | 0 1 6 | $\begin{aligned} & \text { LD } \\ & \text { FROM } \\ & \text { FND } \end{aligned}$ | $\begin{aligned} & \text { X0 } \\ & \mathrm{H} 3 \mathrm{E} 1 \end{aligned}$ | H80 | D0 | K10 |

(2) The following program stores 20 points of data from address 10000 of the CPU shared memory of CPU No. 4 into the area starting from DO when XO is turned ON.
[Ladder Mode]

[List Mode]


## Remark

(1) The value of n 1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.

|  | CPU Slot | Slot 0 | Slot 1 | Slot 2 |
| :---: | :---: | :---: | :---: | :---: |
| Head I/O number | 3 E 00 | 3 E 10 | 3 E 20 | 3 E 30 |
| n 1 | 3 E 0 | 3 E 1 | 3 E 2 | 3 E 3 |

(2) The QCPU provides automatic interlocks for the FROM and TO instructions.

## FROM, FROMP, DFRO, DFROP

When High Performance model QCPU, Process CPU is used


## Function

(1) Reads the data of n 3 words from the CPU shared memory address designated by n 2 of the CPU module designated by n 1 , and stores that data into the area starting from the device designated by (D).


CPU shared memory address of the High Performance model QCPU and Process CPU

*1: Usable as a user free area when auto refresh setting is not made.
When auto refresh setting is made, the auto refresh send range and later are usable as a user free area.
(2) When 0 is specified in n 3 as the number of data to be read, no processing is performed.
(3) The number of data to be read changes depending on the target CPU module.

| CPU Module | Number of Read Points |
| :--- | :---: |
| High Performance model QCPU <br> Process CPU | 1 to 4096 |

## Point ${ }^{\circ}$

Read of data from the CPU shared memory can also be performed using the intelligent function module devices.
For intelligent function module device, refer to the QnUCPU User's Manual (Function Explanation, Program Fundamentals) or Qn(H)/QnPH/QnPRHCPU User's Manual (Function Explanation, Program Fundamentals).

## Operation Error

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 2110 | No CPU module is installed at the position specified for the head I/O <br> number of the CPU module. | 0 | - | - | - | - | - |
|  | The head of the CPU shared memory address (n2) which performs <br> reading is outside the CPU shared memory range. <br> The address of the CPU shared memory (n2) which performs reading + <br> the number of read points (n3) is outside the CPU shared memory <br> range. <br> The read data storage device number (D) plus the number of read points <br> (n3) is outside the specified device range. <br> When the head of the CPU shared memory address (n2) which <br> performs reading is an invalid value. (4097 to 9999) | O | - | - | - | - | - |

## Program Example

(1) The following program stores data of 10 points from address $800_{\mathrm{H}}$ of the CPU shared memory of CPU No. 2. into the area starting from D0 when X0 is turned ON.
[Ladder Mode]
[FROM H3E1 H800 DO K10

## [List Mode]



Remark
(1) The value of n 1 is specified by the first 3 digits of the hexadecimal 4 digits which represent the head I/O number of the slot mounted to the CPU module.

|  | CPU Slot | Slot 0 | Slot 1 | Slot 2 |
| :---: | :---: | :---: | :---: | :---: |
| Head I/O number | 3 E 00 | 3 E 10 | 3 E 20 | 3 E 30 |
| n 1 | 3 E 0 | 3 E 1 | 3 E 2 | 3 E 3 |

(2) The QCPU provides automatic interlocks for the FROM and TO instructions.

## CHAPTER 10 multiple cpu high-speed TRANSMISSION DEDICATED INSTRUCTIONS

### 10.1 Overview

The multiple CPU high-speed transmission dedicated instruction directs the Universal model QCPU to write/read device data to/from the Universal model QCPU in another CPU.
The following shows an operation when CPU No. 1 writes device data to CPU No. 2 with the multiple CPU high-speed transmission dedicated instruction.


## Point ${ }^{\circ}$

The multiple CPU high-speed transmission dedicated instruction in either host CPU or another CPU (target CPU module of instruction) is available only for the following CPU modules.

- Q03UDCPU, Q04UDHCPU, Q06UDHCPU

The first five digits of serial numeber is 10012 or higer.

- Q10UDHCPU, Q13UDHCPU, Q20UDHCPU, Q26UDHCPU
- QnUDE (H) CPU
(1) Parameter setting and system configuration to execute the multiple CPU high-speed transmission dedicated instruction The multiple CPU high-speed transmission dedicated instruction can be executed in the following parameter setting and system configuration.
- CPU No. 1 uses QnUD(H)CPU or QnUDE(H)CPU.
- The multiple CPU high speed main base unit (Q3 $\square \mathrm{DB}$ ) is used.
- "Use multiple CPU high speed transmission" is selected in the Multiple CPU settings screen of PLC parameter.
(2) Writable/readable devices
(a) Writable/readable device names

The following table shows the devices that can be written to/read from the Univesal model QCPU in another CPU with the multiple CPU high-speed transmission dedicated instruction.

| Category | Type | Device name | Setting of target device | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Internal user device | Bit device | X, Y, M, L, B, F, SB | $\triangle$ | Requirements for the setting <br> - Digits are specified by 16 bits (4 digits). <br> - The start bit device is multiples of $16\left(10_{\mathrm{H}}\right)$. |
|  | Word device | T, ST, C, D, W, SW | $\bigcirc$ | - |
| Internal system device | Bit device | SM | $\triangle$ | Requirements for the setting <br> - Digits are specified by 16 bits (4 digits). <br> - The start bit device is multiples of $16\left(10_{\mathrm{H}}\right)$. |
|  | Word device | SD | $\bigcirc$ | - |
| File register | Word device | R, ZR | $\bigcirc$ | - |

## Point ${ }^{\rho}$

SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the $D(P)$.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.
(3) Specification method of a device and writable/readable device range

There are two methods for specifying a device in another CPU: device specification and string specification. They differ in writable/readable device range to another CPU.
(a) Device specification

The device specification is a method to directly specify a device in another CPU to be written/read.
Program for device specification with the DP.DDWR instruction


In the device specification, data can be written/read within the device range of host CPU.
For example, when data register in host CPU is 12 k points and data register in another CPU is 16 k points, data can be written/read by 12 k points from the start of the data register in another CPU.

Writable/readable device range in device specification

(b) String specification

The string specification is a method to specify a device in another CPU to be written/read by character string.
Program for string specification with the DP.DDWR instruction


In the string specification, data can be written to/read from all device ranges of another CPU.
For example, when data register in host CPU is 12 k points and data register in another CPU is 16 k points, data can be written/read by 16 k points from the start of the data register in another CPU.

Writable/readable device range in string specification


## Remark

The following explains precautions for string specification.

- The number of characters that can be specified is 32 .
- Whether " 0 " is appended at the start of the device number or not, the devices are processed as the same.

For example, both "D1" and "D0001" are processed as "D1".

- Whether a device is specified by upper case character or lower-case character, they are processed as the same. For example, both "D1" and "d1" are processed as "D1".
- If a device not existing in another CPU is specified by a character string, the instruction will be completed abnormally.
(4) Managing the multiple CPU high speed transmission area
(a) The multiple CPU high speed transmission area is managed by blocks in units of 16 words.

The following table shows the number of blocks that can be used in each CPU and the number of blocks used in the instruction.

| C Number of CPU modules | System area*1 |  |
| :---: | :---: | :---: |
|  | 1k points | 2k points |
| 2 | 46 | 110 |
| 3 | 22 | 54 |
| 4 | 14 | 35 |

*1: For setting of the system area, refer to the QCPU User's Manual (Multiple CPU System).
(b) The following shows configuration of the multiple CPU high speed transmission area when the multiple CPU system is configured with three CPU modules and the system area size is 1 k word.

(5) The number of blocks used for the instruction

The number of blocks used for the instruction depends on the number of write points.
The following table shows the number of blocks used for the instruction.

| Number of write/read points specified by the instruction | D(P).DDWR instruction | D(P).DDRD instruction |
| :---: | :---: | :---: |
| 1 to 4 | 1 |  |
| 5 to 20 | 2 |  |
| 21 to 36 | 3 |  |
| 37 to 52 | 4 | 1 |
| 53 to 68 | 6 |  |
| 69 to 84 | 7 |  |
| 85 to 100 | 6 |  |

(6) The multiple CPU high-speed transmission dedicated instructions that can be executed concurrently For the Universal model QCPU, the multiple CPU high-speed transmission dedicated instructions can be concurrently executed within the range satisfying the following formula.
$\left[\begin{array}{l}\text { The number of blocks that } \\ \text { can be used in each CPU }\end{array}\right] \geqq\left[\begin{array}{l}\text { Total number of blocks used for the } \\ \text { instructions concurrently executed }\end{array}\right]$

When the number of blocks used for the multiple CPU high-speed transmission dedicated instructions exceeds the total number of blocks in the multiple CPU high speed transmission area, the instruction will not be executed in the scan (no processing) but executed at the next scan.
Note that the instruction will be completed abnormally when the number of empty blocks in the multiple CPU high speed transmission area is less than the setting values of SD796 to SD799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) at the execution of the instruction.
The following table shows execution possibility of the multiple CPU high-speed transmission dedicated instructions when the number of empty blocks in the multiple CPU high speed transmission area is less than the number of blocks used for the multiple CPU high-speed transmission dedicated instructions or the setting values of SD796 to SD799.


[^8](7) Interlock when using the multiple CPU high-speed transmission dedicated instruction
(a) Special relays SM796 to SM799 (maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting) can be used as an interlock for the multiple CPU high-speed transmission dedicated instruction.
When executing the multiple CPU high-speed transmission dedicated instructions concurrently, use SM796 to SM799 as an interlock for the instructions.

## Point ${ }^{P}$

When using special relays SM796 to SM799, set the maximum number of blocks for the instruction used for each CPU to special registers SD796 to SD799. (For example, when the maximum number of blocks for the multiple CPU high-speed transmission dedicated instruction to be executed to CPU No. 3 is 5 , set 5 to SD798.)
When the multiple CPU high speed transmission area becomes equal to or less than the number of blocks set at SD796 to SD799, the corresponding special relay (SM796 to SM799) turns on.

(b) Program example when SM796 to SM799 are used as an interlock

The following shows a program that executes the D.DDWR instruction to CPU No. 2 at the rise of X0, and executes the D.DDWR instruction to CPU No. 3 at the rise of X1.

The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction


The DDWR instruction is executed to CPU No. 2 at the rise of XO


The DDWR instruction is executed to CPU No. 3 at the rise of X 1

(8) Program example when the multiple CPU high-speed transmission dedicated instructions are executed to CPU modules by turns
When the multiple CPU high-speed transmission dedicated instructions are executed to Universal model QCPUs by turns, release an interlock to prevent the concurrent execution.
Use the cyclic transmission area device (from U3EnlG10000) as an interlock.
The following shows a program example when the multiple CPU high-speed transmission dedicated instructions are executed at CPU No.s 1 and 2 by turns.

Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No. 1


Program example when the multiple CPU high-speed transmission dedicated instruction is executed at CPU No. 2

(9) Program example when data exceeding 100 words are written/read with the multiple CPU high-speed transmission dedicated instruction

The maximum number of write/read points that can be processed with the multiple CPU high-speed transmission dedicated instruction is 100 words. Data exceeding 100 words can be written/read by executing the multiple CPU highspeed transmission dedicated instruction at several times.
The following shows a program example using the $D(P)$.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction. The similar program can be used when using the $D(P)$.DDRD instruction of the multiple CPU highspeed transmission dedicated instruction.
(a) Program example when one $D(P)$.DDWR instruction is executed.

The following shows a program example that writes ZR0 to ZR999 ( 1000 points) in CPU No. 1 to ZR0 to ZR999 in CPU No. 2 with the D.DDWR instruction.
In the following program example, the next D.DDWR instruction is executed after the completion device of the D.DDWR instruction (M2) turns on so that only one D.DDWR instruction may be executed.

Program example when one $D(P)$.DDWR instruction is executed
The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting is set to CPU No. 2
0

K7
SD797 Maximum number of used blocks
(CPU No.2) MOV

Data writing is started at the rise of the write command (X0)


The DDWR instruction is executed


(b) Program example when the $D(P)$.DDWR instructions are executed concurrently

The following shows a program example that writes ZR0 to ZR999 (1000 points) in CPU No. 1 to ZR0 to ZR999 in CPU No. 2 with the D.DDWR instruction.
As shown on the program example, multiple CPU device write/read instructions can be executed concurrently. When reading/writing devices with the multiple CPU high-speed transmission dedicated instructions concurrently, the more the total number of blocks in the multiple CPU high speed transmission area (send area), the more the time taken to complete reading/writing with the multiple CPU high-speed transmission dedicated instruction can be shortened.
Program example when the $D(P)$.DDWR instructions are executed concurrently

The maximum number of used blocks for multiple CPU high-speed transmission dedicated instruction setting is set to CPU No. 2


When the DDWR instruction is completed abnormally, the annunciator is turned on and data writing is stopped


Next data writing is requested at normal completion of the second DDWR instruction


## 10.2 <br> D.DDWR, DP.DDWR

- Universal model QCPU: The serial number (first five digits) is "10012" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU cannot be used.


| Setting Data | Internal Devices |  | R, ZR | Jा |  | UIG | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n *1 | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | $\bigcirc$ | - |
| (51) ${ }^{2}$ | - | $\triangle^{* 3}$ | $\triangle^{* 4}$ | - |  |  |  | - | - |
| (52) ${ }^{2}$ | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| (11) ${ }^{2}$ | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| (2) *2 | $\triangle^{* 6}$ | - | $\triangle^{*} 4$ | - |  |  |  | - | - |

*1: Index modification cannot be made to setting data n .
*2: Index modification cannot be made to setting data from (51) to (12).
*3: Local devices cannot be used.
*4: File registers cannot be used per program.
*5: FD @ $\square$ (indirect specification) cannot be used.
*6: FX and FY cannot be used.

## Set Data

| Setting data | Description | Data type |
| :---: | :---: | :---: |
| n | The result of dividing the start I/O number of another CPU by 16 CPU No.1: $3 E 0_{H}$, CPU No.2: $3 E 1_{H}$, CPU No.3: $3 E 2_{H}$, CPU No.4: $3 E 3_{H}$ | BIN 16 bits |
| (51) | Start device of the host CPU that stores control data | Device name |
| (52) | Start device of the host CPU that stores data to be written |  |
| (10) | Start device of another CPU where data to be written will be stored | Device*7 <br> Character <br> string ${ }^{*} 8^{*} 9$ |
| (10) | Completion device | Bit |

*7: By specifying a file register ( $R, Z R$ ), data can be written to devices in another $C P U$, outside the range of host CPU.
*8: By specifying the start device by " ", data can be written to devices in another CPU, outside the range of host CPU.
*9: Indexed devices cannot be specified (e.g. DOZO).

## Control Data

| Device | Item | Setting data | Setting range | Set by |
| :---: | :---: | :--- | :---: | :---: |
| (S1) +0 | Completion status | An execution result upon completion of the <br> instruction is stored. <br> $000\left(_{\mathrm{H}}\right):$ No errors (normal completion) <br> Other than $0000\left(_{\mathrm{H}}\right):$ Error code (error completion) | - | System |
| (S1) +1 | Number of write <br> points | Set the number of write points in units of words. | 1 to 100 | User |

## Function

(1) In multiple CPU system, data stored in a device specified by host CPU (②) or later is stored by the number of write points specified by (02 +1 ) into a device specified by another CPU ( n ) (01) or later.

(2) Whether to complete the $D(P)$.DDWR instruction normally can be checked by the completion device ((2) +0 ) and completion status display device (마) +1 ).
(a) Completion device (ㅁ) +0 )

Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing.
(b) Completion status display device ([2) +1 )

This device turns on/off depending on the status upon completion of the instruction.

- Normal completion: Off
- Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing (At error completion, an error code is stored at control data ( $(51)+0$ ): Completion status)).
(3) The number of blocks used for the instruction depends on the number of write points (refer to Page 686, Section 10.1).

Number of blocks used for the instruction

| Number of write points <br> specified by the instruction | D(P).DDWR <br> instruction |
| :---: | :---: |
| 1 to 4 | 1 |
| 5 to 20 | 2 |
| 21 to 36 | 3 |
| 37 to 52 | 4 |
| 53 to 68 | 5 |
| 69 to 84 | 6 |
| 85 to 100 | 7 |

(4) The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.
Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799) as an interlock prevent error completion (refer to Page 687, Section 10.1).

## Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4350 | Specified another CPU is incorrect. Or the multiple CPU high-speed transmission dedicated instruction is disabled. <br> - The reserved CPU has been specified. <br> - A CPU that is not mounted has been specified. <br> - Another CPU start I/O number divided by 16 n is not within the range from $3 E 0_{H}$ to $3 E 3_{H}$. <br> - The instruction was executed when the module is set to "Do not use multiple CPU high speed transmission". <br> - The instruction was executed with the CPU module that cannot use this instruction. <br> - The host CPU has been specified. <br> - The CPU where the instruction cannot be executed has been specified. | - | - | - | - | $\bigcirc$ | - |
| 4351 | Another CPU does not support this instruction. | - | - | - | - | $\bigcirc$ | - |
| 4352 | The number of devices is incorrect. | - | - | - | - | $\bigcirc$ | - |
| 4353 | The device that cannot be used for the instruction has been specified. | - | - | - | - | $\bigcirc$ | - |
| 4354 | A device has been specified by the character string that cannot be used. | - | - | - | - | $\bigcirc$ | - |
| 4355 | The number of write points, (S1)+1), is other than 0 to 100. | - | - | - | - | $\bigcirc$ | - |

In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device ((51)+0).

| Error code | Error details | $\begin{aligned} & \hline \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0^{0010}{ }_{\text {H }}$ | The request of the instruction to the target CPU is more than the acceptable value (no empty block exists in the multiple CPU high speed transmission area). | - | - | - | - | $\bigcirc$ | - |
| $1001^{\text {H }}$ | A device of another CPU specified in ©01) cannot be used for the CPU, or is outside the device range. | - | - | - | - | $\bigcirc$ | - |
| $1003{ }_{H}$ | The response of the instruction from another CPU cannot be returned (no empty block exists in the multiple CPU high speed transmission area). | - | - | - | - | $\bigcirc$ | - |
| $1080^{\text {H }}$ | The number of write points set with the $\mathrm{D}(\mathrm{P})$.DDWR instruction is 0 . | - | - | - | - | $\bigcirc$ | - |

## Program Example

(1) This program stores data by 10 words starting from D0 in host CPU into W10 or later in CPU No. 2 when X0 turns on.
[Ladder Mode]

[List Mode]

| Step | Instruction | Device |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | LD | xo |  |  |  |  |
| 1 | movp | K10 | D101 |  |  |  |
| 3 | DP. DDWR | Н3Е1 | D100 | Do | W10 | M100 |
| 13 | LD | M100 |  |  |  |  |
| 14 | MPS |  |  |  |  |  |
| 15 | ANI | M101 |  |  |  |  |
| 16 | SET | M102 |  |  |  |  |
| 17 | MPP |  |  |  |  |  |
| 18 | AND | M101 |  |  |  |  |
| 19 20 | SET END | M103 |  |  |  |  |

## Caution

(1) Digit specification of bit device is possible for n , (22), and (11). Note that when the digit specification of bit device is made to (52) or (11), the following conditions must be met.

- Digits are specified by 16 bits ( 4 digits).
- The start bit device is multiples of $16\left(10_{\mathrm{H}}\right)$.
(2) Execute this instruction after checking that the write target CPU is powered on. Not doing so may end up no processing.
(3) If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.
(4) SB, SW, SM, and SD include system information area. Take care not to destroy the system information when writing data to the devices above with the $D(P)$.DDWR instruction of the multiple CPU high-speed transmission dedicated instruction.
D.DDRD, DP.DDRD

- Universal model QCPU: The serial number (first five digits) is "10012" or later.
- Q00UJCPU, Q00UCPU, Q01UCPU, and Q02UCPU cannot be used.


| Setting Data | Internal Devices |  | R, ZR | J..... |  | U:1G: | Zn | Constants K, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| n *1 | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | $\bigcirc$ | - |
| (51) *2 | - | $\triangle^{* 3}$ | $\triangle^{* 4}$ | - |  |  |  | - | - |
| (s2) ${ }^{2}$ | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| (11) ${ }^{2}$ | - | $\bigcirc$ | $\bigcirc$ | - |  |  |  | - | - |
| (12) ${ }^{*}$ | $\triangle^{* 6}$ | - | $\triangle^{* 4}$ | - |  |  |  | - | - |

*1: Index modification cannot be made to setting data $n$.
*2: Index modification cannot be made to setting data from (51) to (12).
*3: Local devices cannot be used.
*4: File registers cannot be used per program.
*5: FD @ $\square$ (indirect specification) cannot be used.
*6: FX and FY cannot be used.

## Set Data

| Setting data | Description | Data type |
| :---: | :---: | :---: |
| n | The result of dividing the start I/O number of another CPU by 16 CPU No.1: $3 E 0_{H}$, CPU No.2: $3 E 1_{H}$, CPU No.3: $3 E 2_{H}$, CPU No.4: $3 E 3_{H}$ | BIN 16 bits |
| (51) | Start device of the host CPU that stores control data | Device name |
| (52) | Start device of another CPU that stores data to be read |  |
| (11) | Start device of the host CPU where read data will be stored | Device*7 <br> Character <br> string ${ }^{*}{ }^{*} 9$ |
| (12) | Completion device | Bit |

*7: $\quad$ By specifying a file register ( $R, Z R$ ), data can be read to devices in another CPU, outside the range of host CPU.
*8: By specifying the start device by " ", data can be read to devices in another CPU, outside the range of host CPU.
*9: Indexed devices cannot be specified (e.g. DOZO).

## Control Data

| Device | Item | Setting data | Setting range | Set by |
| :---: | :---: | :--- | :---: | :---: |
| (S1) +0 | Completion status | An execution result upon completion of the <br> instruction is stored. <br> $000\left(_{\mathrm{H}}\right):$ No errors (normal completion) <br> Other than $0000\left(_{\mathrm{H}}\right):$ Error code (error completion) | - | System |
| (S2) +1 | Number of read <br> points | Set the number of read points in units of words. | 1 to 100 | User |

## Function

(1) In multiple CPU system, data stored in a device specified by another CPU ( n ) (01) or later is stored by the number of read points specified by (S1)+1) into a device specified by host CPU (\$2) or later.

(2) Whether to complete the $D(P)$.DDRD instruction normally can be checked by the completion device (⑵ +0 ) and completion status display device (⑵+1).
(a) END processing in scan data that CPU completed the instruction turns on the device and the next END processing turns off the device.
(b) This device turns on/off depending on the status upon completion of the instruction.

- Normal completion: Off
- Error completion: Turns on at END processing in the scan where the instruction has been completed, and turns off at the next END processing (At error completion, an error code is stored at control data (S1) +0 ): Completion status)).
(3) The number of blocks used for the instruction depends on the number of read points (refer to Page 686, Section 10.1).

Number of blocks used for the instruction

| Number of read points <br> specified by the instruction | $\mathbf{D}(P) . D D R D$ instruction |
| :---: | :---: |
| 1 to 100 | 1 |

(4) The instruction will be completed abnormally when there are no empty blocks in the multiple CPU high speed transmission area.

Set the number of blocks used for the instruction at special registers (SD796 to SD799), and use the special relays (SM796 to SM799) as an interlock prevent error completion (refer to Page 687, Section 10.1).

## Operation Error

In any of the following cases, an operation error occurs, the error flag (SMO) turns on, and an error code is stored into SDO.

| Error code | Error details | $\begin{aligned} & \text { Q00J/ } \\ & \text { Q00/ } \\ & \text { Q01 } \end{aligned}$ | QnH | QnPH | QnPRH | QnU | LCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4350 | Specified another CPU is incorrect. Or the multiple CPU high-speed transmission dedicated instruction is disabled. <br> - The reserved CPU has been specified. <br> - A CPU that is not mounted has been specified. <br> - Another CPU start I/O number divided by 16 n is not within the range from $3 E 0_{H}$ to $3 E 3_{H}$. <br> - The instruction was executed when the module is set to "Do not use multiple CPU high speed transmission". <br> - The instruction was executed with the CPU module that cannot use this instruction. <br> - The host CPU has been specified. <br> - The CPU where the instruction cannot be executed has been specified. | - | - | - | - | $\bigcirc$ | - |
| 4351 | Another CPU does not support this instruction. | - | - | - | - | $\bigcirc$ | - |
| 4352 | The number of devices is wrong. | - | - | - | - | $\bigcirc$ | - |
| 4353 | The device that cannot be used for the instruction has been specified. | - | - | - | - | $\bigcirc$ | - |
| 4354 | A device has been specified by the character string that cannot be used. | - | - | - | - | $\bigcirc$ | - |
| 4355 | The number of read points ( $(1)+1$ ) is other than 0 to 100. | - | - | - | - | $\bigcirc$ | - |

In any of the following cases, the instruction is completed abnormally, and an error code is stored into a device specified at completion status storage device ( $(51)+0$ ).

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $0010_{\mathrm{H}}$ | The request of the instruction to the target CPU is more than the <br> acceptable value (no empty block exists in the multiple CPU high speed <br> transmission area). | - | - | - | - | - | - |
| $1001_{\mathrm{H}}$ | The device for another CPU specified at (22) cannot be used at another <br> CPU, or is out of device range. | - | - | - | - | 0 | - |
| $1003_{\mathrm{H}}$ | The response of the instruction from another CPU module cannot be <br> returned (no empty blocks exist in the multiple CPU high speed <br> transmission area). | - | - | - | - | - | - |
| $1081_{\mathrm{H}}$ | The number of read points set with the D(P).DDRD instruction is other <br> than 0. | - | - | - | - | - | - |

## D.DDRD, DP.DDRD

## Program Example

(1) This program stores data by 10 words starting from D0 in CPU No. 2 into W10 or later in host CPU when X0 turns on.

## [Ladder Mode]



## [List Mode]



## Caution

(1) Digit specification of bit device is possible for n , (2), and (11). Note that when the digit specification of bit device is made to (52) or (11), the following conditions must be met.

- Digits are specified by 16 bits ( 4 digits).
- The start bit device is multiples of $16\left(10_{\mathrm{H}}\right)$.
(2) Execute this instruction after checking that the read target CPU is powered on. Not doing so may end up no processing.
(3) If changing a range of the device specified at setting data between after execution of the instruction and turn-on of the completion device, data to be stored by system (completion status, completion device) cannot be stored normally.


## CHAPTER 11 redundant system instructions (For REDUNDANT CPU)

## 11.1 sp.CONTSW


(S) : Value other than 0 and used to identify the processing that issued the system switching request (BIN 16 bits)
(D) : Error completion device number (bits)

| Setting Data | Internal Devices |  | R, ZR | J.... |  | U1G: | Zn | ConstantsK, H | Other |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit | Word |  | Bit | Word |  |  |  |  |
| (S) | - | $\bigcirc$ |  | - |  |  |  | $\bigcirc$ | - |
| (D) | $\bigcirc$ | ${ }^{* 1}$ |  | - |  |  |  | - | - |

## Function

(1) Switches between the control system and standby system at the END processing of the scan executed with the SP.CONTSW instruction.
(2) When using the SP.CONTSW instruction for system switching, the "manual switching enable flag (SM1592)" must have been turned ON (enabled) in advance.
(3) © is provided to identify the processing block of the program where system switching occurred when multiple SP.CONTSW instructions are used.

At © (specify a value within the ranges -32768 to -1 and 1 to 32767 ( $1_{\mathrm{H}}$ to $\mathrm{FFFF}_{\mathrm{H}}$ ).
The (S) value specified by the SP.CONTSW instruction is stored into the "system switching instruction argument (SD6)" of the error common information when the system switching is normally completed. *2
When multiple SP.CONTSW instructions are executed during the same scan, the argument of the SP.CONTSW instruction executed first is stored into the system switching instruction argument (SD6).
(4) The (S) value specified by the SP.CONTSW instruction is stored into the "system switching instruction argument (SD1602)" of the new control system CPU module when system switching is normally completed. *3
By reading the SD1602 value from the new control system CPU module, which the SP.CONTSW instruction was used for system switching can be confirmed.
*2: The (S) value specified for the SP.CONTSW instruction can be confirmed in the error common information of the PLC diagnostics dialog box on GX Developer.
*3: The new control system CPU module means the CPU module that was switched from the standby system to the control system by the SP.CONTSW instruction.
(5) The error completion device is turned ON by the control system CPU module when system switching by the SP.CONTSW instruction was unsuccessful.
(a) When OPERATION ERROR is detected due to any of the following reasons at the execution of the SP.CONTSW instruction, the error completion device is turned ON during the instruction execution.

- 0 is specified at (S) of the executed SP.CONTSW instruction.
- The "manual switching enable flag (SM1592)" is OFF.
- The SP.CONTSW instruction was executed by the standby system in the separate mode.
- The SP.CONTSW instruction was executed in the debug mode.
(b) If systems could not be switched due to any of the reasons given in the following table, the error completion device turns ON when system switching is executed in the END processing.

| Reason No. | Reasons for System Switching Failure |
| :---: | :--- |
| 0 | Normally completed |
| 1 | Tracking cable is disconnected or faulty. |
| 2 | Hardware fault, power-off, reset or watchdog timer error occurred in the <br> standby system. |
| 3 | Watchdog timer error occurred in the control system. |
| 4 | Preparations being made for tracking transfer. |
| 5 | Communication time-out. |
| 6 | Stop error occurred in the standby system. (Excluding watchdog timer error) |
| 7 | Operating status different between the control system and standby system. |
| 8 | Memory copy being executed from the control system to the standby system. |
| 9 | Write during RUN being executed. |
| 10 | Network fault detected by the standby system. |

[^9](6) Use a user program or GX Developer to turn OFF the error completion bit that has turned ON.

If normal system switching is performed by the execution of the SP.CONTSW instruction with the error completion device ON, the error completion device of the new standby system CPU module is also turned OFF.
When system switching is performed due to a factor other than the SP.CONTSW instruction, however, the error completion device is not turned OFF.

## Operation Error

(1) In any of the following cases, an operation error occurs, the error flag (SMO) turns ON, and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH | QnU | LCPU |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| 4110 | The value specified at (S) is 0 at execution of the SP.CONTSW <br> instruction. | - | - | - | $O$ | - | - |
| 4120 | The manual switching enable flag (SM1592) is OFF (disabled) at the <br> execution of the SP.CONTSW instruction. | - | - | - | - | - | - |
| 4121 | The SP.CONTSW instruction was executed by the standby system CPU <br> module in the separate mode. <br> The SP.CONTSW instruction was executed in the debug mode. | - | - | - | $\bigcirc$ | - | - |

(2) If system switching was unsuccessful, the error flag (SMO) is turned ON and an error code is stored into SDO.

| Error <br> code | Error details | Q00J/ <br> Q00/ <br> Q01 | QnH | QnPH | QnPRH |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | The tracking cable is disconnected or faulty. <br> Hardware fault, power-off, reset or watchdog timer error occurred in the <br> standby system. <br> Watchdog timer error occurred in the control system. <br> Preparations are being made for tracking transfer. <br> Communication time-out occurred. <br> A stop error, excluding watchdog timer error, occurred in the standby <br> system. <br> The operating status differs between the control system and standby <br> system. <br> Memory copy is being executed from the control system to the standby <br> system. <br> Writing during RUN <br> Network fault was detected by the standby system. | - | - | - | - |

## Program Example

(1) The following program executes system switching on the leading edge of the system switching command (M100). If the system switching command (M100) remains ON, the SP.CONTSW instruction is also executed by the new control system CPU module after system switching. Therefore, M101 is added to the execution conditions as a consecutive switching prevention flag.
[Ladder Mode] [List Mode]


## Appendix 1 operation processing time

## Appendix 1.1 Definition

(1) Processing time taken by the QCPU, LCPU is the total of the following processing times.

- Total of each instruction processing time
- END processing time (including I/O refresh time)
- Processing time for the function that increases the scan time
(2) Instruction processing time

This is the total of processing time of each instruction shown in Page 707, Appendix 1.2, Page 722, Appendix 1.3 and Page 746, Appendix 1.4.
(3) END processing time, I/O refresh time, and processing time for the function that increases the scan time Refer to the following manual(s) for the END processing time, I/O refresh time, and processing time for the function that increases the scan time.
(a) For QCPUs

- QnUCPU User's Manual (Functions Explanation, Program Fundamentals)
- Qn(H)/QnPH/QnPRHCPU User's Manual (Functions Explanation, Program Fundamentals)
- MELSEC-L CPU Module User's Manual
(Functions Explanation, Program Fundamentals)


## Appendix 1.2 Operation Processing Time of Basic Model QCPU

The processing time for the individual instructions are shown in the table on the following pages.
Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.

## Point ${ }^{\rho}$

When using a file resister (ZR), module access device (Un\G $\square$, U3En\G0 to G511), and link direct device (Jn\} \square ), add the processing time shown in Page 721, Appendix 1.2(6) to that of the instruction.
(1) Sequence instructions


| Instruction |  | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| OUT | T |  |  |  | When not executed |  |  | 1.1 | 0.88 | 0.55 |
|  |  | When executed | After time up |  | 1.1 | 0.88 | 0.55 |
|  |  |  | When added | K | 1.1 | 0.88 | 0.55 |
|  |  |  |  | D | 1.2 | 0.96 | 0.60 |
|  | C | When not executed |  |  | 1.1 | 0.88 | 0.55 |
|  |  | When executed | After time up |  | 1.1 | 0.88 | 0.55 |
|  |  |  | When added | K | 1.1 | 0.88 | 0.55 |
|  |  |  | When added | D | 1.2 | 0.96 | 0.60 |
| OUTH | T | When not executed |  |  | 1.1 | 0.88 | 0.55 |
|  |  | When executed | After time up |  | 1.1 | 0.88 | 0.55 |
|  |  |  | When added | K | 1.1 | 0.88 | 0.55 |
|  |  |  | When added | D | 1.2 | 0.96 | 0.60 |
| SET | Y | When not executed |  |  | 0.20 | 0.16 | 0.10 |
|  |  | When executed | When not changed$(\mathrm{ON} \rightarrow \mathrm{ON})$ |  | 0.20 | 0.16 | 0.10 |
|  |  |  | When changed (OFF $\rightarrow$ ON) |  | 0.20 | 0.16 | 0.10 |
|  | D0.0 | When not executed |  |  | 0.40 | 0.32 | 0.20 |
|  |  | When executed | When not changed$(\mathrm{ON} \rightarrow \mathrm{ON})$ |  | 0.40 | 0.32 | 0.20 |
|  |  |  | When changed (OFF $\rightarrow$ ON) |  | 0.40 | 0.32 | 0.20 |
|  | F | When not executed |  |  | 0.50 | 0.44 | 0.25 |
|  |  | When executed | When displayed |  | 255 | 205 | 195 |
|  |  |  | Display completed |  | 195 | 160 | 150 |
| RST | Y | When not executed |  |  | 0.20 | 0.16 | 0.10 |
|  |  | When executed | When not changed (OFF $\rightarrow$ OFF) |  | 0.20 | 0.16 | 0.10 |
|  |  |  | When changed (ON $\rightarrow$ OFF) |  | 0.20 | 0.16 | 0.10 |
|  | D0.0 | When not executed |  |  | 0.40 | 0.32 | 0.20 |
|  |  | When executed | When not changed ( $\mathrm{ON} \rightarrow \mathrm{ON}$ ) |  | 0.40 | 0.32 | 0.20 |
|  |  |  | When changed (OFF $\rightarrow$ ON) |  | 0.40 | 0.32 | 0.20 |
|  | SM | When not executed |  |  | 0.20 | 0.16 | 0.10 |
|  |  | When executed |  |  | 0.20 | 0.16 | 0.10 |
|  | F | When not executed |  |  | 0.48 | 0.44 | 0.25 |
|  |  | When | When displayed |  | 75 | 69 | 65 |
|  |  | executed | Display completed |  | 43 | 35 | 33 |
|  | T, C | When not executed |  |  | 0.80 | 0.64 | 0.40 |
|  |  | When executed |  |  | 1.0 | 0.80 | 0.50 |
|  | D | When not executed |  |  | 0.40 | 0.32 | 0.20 |
|  |  | When executed |  |  | 0.60 | 0.48 | 0.30 |
|  | Z | When not executed |  |  | 0.50 | 0.40 | 0.25 |
|  |  | When executed |  |  | 9.4 | 7.9 | 7.4 |
|  | R | When not executed |  |  | - | 0.32 | 0.20 |
|  |  | When executed |  |  | - | 0.48 | 0.30 |
| PLS |  |  |  |  | 12 | 9.5 | 9.2 |
| PLF |  |  |  |  | 11 | 9.5 | 8.9 |
| FF | Y | When not executed |  |  | 0.68 | 0.40 | 0.25 |
|  |  | When executed |  |  | 7.5 | 6.2 | 5.7 |
| DELTA | DY0 | When not executed |  |  | 0.50 | 0.40 | 0.25 |
|  |  | When executed |  |  | 26 | 21 | 21 |
| DELTAP | DY0 | When not executed |  |  | 0.48 | 0.40 | 0.25 |
|  |  | When executed |  |  | 58 | 45 | 43 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| SFT | When not executed | 0.50 | 0.34 | 0.25 |
| SFTP | When executed | 12 | 8.7 | 8.3 |
| MC | M0 | 0.40 | 0.32 | 0.20 |
|  | D0.0 | 3.3 | 2.9 | 2.8 |
| MCR | - | 0.20 | 0.16 | 0.10 |
| FEND END | Error check performed | 660 | 600 | 520 |
|  | No error check performed <br> (• Battery check) <br> (• Fuse blown check) <br> (•I/O module verification) | 660 | 600 | 520 |
| NOP | - | 0.20 | 0.16 | 0.10 |
| NOPLF <br> PAGE | - | 0.20 | 0.16 | 0.10 |

(2) Basic instructions

The processing time when the instruction is not executed is calculated as follows:


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| LD = | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND $=$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| $\mathrm{OR}=$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD < > | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND < > | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| $\mathrm{OR}<>$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD > | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND > | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| OR > | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD < = | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND < = | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| $\mathrm{OR}<=$ | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD < | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| AND < | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| OR < | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LD > = | In conductive status |  | 0.80 | 0.64 | 0.40 |
|  | In non-conductive status |  | 0.80 | 0.64 | 0.40 |
| AND > = | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| OR > = | When not executed |  | 0.70 | 0.56 | 0.35 |
|  | When executed | In conductive status | 0.80 | 0.64 | 0.40 |
|  |  | In non-conductive status | 0.80 | 0.64 | 0.40 |
| LDD = | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD $=$ | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD < > | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD < > | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD < > | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD > | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD > | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD > | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD < = | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD < = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD < = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD < | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-conductive status |  | 1.0 | 0.80 | 0.50 |
| ANDD < | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD < | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| LDD > = | In conductive status |  | 1.0 | 0.80 | 0.50 |
|  | In non-c | uctive status | 1.0 | 0.80 | 0.50 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| ANDD > = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| ORD > = | When not executed |  | 0.80 | 0.64 | 0.40 |
|  | When executed | In conductive status | 1.0 | 0.80 | 0.50 |
|  |  | In non-conductive status | 1.0 | 0.80 | 0.50 |
| BKCMP = (31) (2) (D) n | $\mathrm{n}=1$ |  | 130 | 105 | 97 |
| BKCMP $=\mathrm{P}$ (11) (2) (D) n | $\mathrm{n}=96$ |  | 205 | 175 | 165 |
| BKCMP<> (S1) (2) (D) n | $\mathrm{n}=1$ |  | 130 | 105 | 98 |
| BKCMP $<>P$ ( (1) (32) (D) n | $\mathrm{n}=96$ |  | 210 | 180 | 165 |
| BKCMP> (S1) (52) (D) n | $\mathrm{n}=1$ |  | 130 | 105 | 97 |
| BKCMP>P (S1) (S2) (D) n | $\mathrm{n}=96$ |  | 210 | 180 | 165 |
| BKCMP>= (51) (2) (D) n | $\mathrm{n}=1$ |  | 130 | 105 | 98 |
| BKCMP>=P (51) (52) (D) n | $\mathrm{n}=96$ |  | 205 | 175 | 165 |
| BKCMP< (51) (2) (D) n | $\mathrm{n}=1$ |  | 130 | 105 | 98 |
| BKCMP<P (51) (32) (1) n | $\mathrm{n}=96$ |  | 210 | 180 | 165 |
| $\begin{aligned} & \mathrm{BKCMP}<=\text { (51) (22) (D) } \mathrm{n} \\ & \mathrm{BKCMP}<=\mathrm{P} \text { (51) (2) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 130 | 105 | 97 |
|  | $\mathrm{n}=96$ |  | 205 | 175 | 165 |
| $\begin{aligned} & + \text { (S) (D) } \\ & +\mathrm{P} \text { © ( } 1 \end{aligned}$ | When executed |  | 1.0 | 0.80 | 0.50 |
| $\begin{aligned} & + \text { (51) (52) (D) } \\ & +\mathrm{P} \text { (51) (32) (D) } \end{aligned}$ | When executed |  | 1.2 | 0.96 | 0.60 |
|  | When executed |  | 1.0 | 0.80 | 0.50 |
| $\begin{aligned} & \text { - (51) (52) (D) } \\ & -\mathrm{P} \text { (S1) (52) (D) } \end{aligned}$ | When executed |  | 1.2 | 0.96 | 0.60 |
| $\begin{aligned} & \mathrm{D}+\text { (S) (D) } \\ & \mathrm{D}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | When executed |  | 1.3 | 1.04 | 0.65 |
| $\begin{aligned} & \mathrm{D}+\text { (51) (22) (D) } \\ & \mathrm{D}+\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | When executed |  | 1.5 | 1.2 | 0.75 |
| $\begin{aligned} & \mathrm{D}-\mathrm{B}(\mathrm{D}) \\ & \mathrm{D}-\mathrm{P} \text { (S) (D) } \end{aligned}$ | When executed |  | 1.3 | 1.04 | 0.65 |
| $\begin{aligned} & \text { D - (51) (52) (D) } \\ & \mathrm{D}-\mathrm{P} \text { (31) (22) (D) } \end{aligned}$ | When executed |  | 1.5 | 1.2 | 0.75 |
| $\begin{aligned} & \text { * (51) (52) (D) } \\ & \text { * P (S1) (S2) (D) } \end{aligned}$ | When executed |  | 1.1 | 0.88 | 0.55 |
| $\begin{aligned} & \text { I(S1) (52) (D) } \\ & \text { IP (31) (22) (D) } \end{aligned}$ | - |  | 19 | 16 | 15 |
| $\begin{aligned} & \hline D^{*} \text { (51) (52) (D) } \\ & D^{*} \text { P (91) (22) (D) } \end{aligned}$ | - |  | 41 | 34 | 31 |
| $\begin{aligned} & \mathrm{D} / \text { (51) (52) (D) } \\ & \mathrm{D} / \mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | - |  | 28 | 23 | 21 |
| $\begin{aligned} & \mathrm{B}+\text { (S) (D) } \\ & \mathrm{B}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | - |  | 34 | 28 | 26 |
| $\begin{aligned} & \mathrm{B}+(51) \text { (52) (D) } \\ & \mathrm{B}+\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | - |  | 47 | 39 | 37 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| $\begin{aligned} & \mathrm{B}-\mathrm{S}(\mathrm{D}) \\ & \mathrm{B}-\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 34 | 28 | 26 |
| $\begin{aligned} & \mathrm{B}-\text { (ㄴ) (22) (D) } \\ & \mathrm{B}-\mathrm{P} \text { (31) (22) (D) } \end{aligned}$ | - | 48 | 40 | 38 |
| $\begin{aligned} & \mathrm{DB}+\text { (S) (D) } \\ & \mathrm{DB}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 58 | 48 | 44 |
| $\begin{aligned} & \mathrm{DB}+(51) \text { (22) (D) } \\ & \mathrm{DB}+\mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 60 | 49 | 46 |
| $\begin{aligned} & \mathrm{DB} \text { - (S) (D) } \\ & \mathrm{DB}-\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 59 | 48 | 45 |
| $\begin{aligned} & \text { DB - (51) (22) (D) } \\ & \text { DB - P (51) (22) (D) } \end{aligned}$ | - | 60 | 51 | 45 |
| $\begin{aligned} & \mathrm{B} * \text { (51) (52) (D) } \\ & \mathrm{B} * \mathrm{P} \text { (31) (22) (D) } \end{aligned}$ | - | 42 | 35 | 33 |
| $\begin{aligned} & \mathrm{B} / \text { (51) (52) (D) } \\ & \mathrm{B} / \mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 48 | 40 | 37 |
| $\begin{aligned} & \mathrm{DB} \text { * (51) (22) (D) } \\ & \mathrm{DB} \text { * } \mathrm{P} \text { (31) (22) (D) } \end{aligned}$ | - | 140 | 120 | 110 |
| DB/ (51) (52) (D) <br> DB/P (31) (32) (D) | - | 83 | 69 | 65 |
| $\mathrm{BK}+$ (31) (22) (D) n | $\mathrm{n}=1$ | 105 | 86 | 80 |
| $\mathrm{BK}+\mathrm{P}$ (51) (22) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| BK - (51) (32) (1) n | $\mathrm{n}=1$ | 105 | 86 | 80 |
| BK - P (51) (2) (1) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| $\begin{array}{\|l\|} \hline \text { INC } \\ \text { INCP } \end{array}$ | - | 0.70 | 0.56 | 0.35 |
| DINC DINCP | - | 0.90 | 0.72 | 0.45 |
| $\begin{aligned} & \hline \text { DEC } \\ & \text { DECP } \end{aligned}$ | - | 0.70 | 0.56 | 0.35 |
| $\begin{array}{\|l\|} \hline \text { DDEC } \\ \text { DDECP } \end{array}$ | - | 0.90 | 0.72 | 0.45 |
| $\begin{aligned} & \hline \mathrm{BCD} \\ & \mathrm{BCDP} \end{aligned}$ | - | 20 | 16 | 15 |
| $\begin{array}{\|l\|} \hline \text { DBCD } \\ \text { DBCDP } \end{array}$ | - | 26 | 21 | 20 |
| $\begin{array}{\|l\|} \hline \text { BIN } \\ \text { BINP } \end{array}$ | - | 19 | 16 | 15 |
| $\begin{aligned} & \hline \text { DBIN } \\ & \text { DBINP } \end{aligned}$ | - | 22 | 18 | 17 |
| $\begin{aligned} & \hline \text { DBL } \\ & \text { DBLP } \end{aligned}$ | - | 19 | 16 | 15 |
| WORD WORDP | - | 23 | 19 | 17 |
| $\begin{aligned} & \text { GRY } \\ & \text { GRYP } \end{aligned}$ | - | 19 | 16 | 15 |
| DGRY DGRYP | - | 23 | 19 | 17 |
| $\begin{aligned} & \text { GBIN } \\ & \text { GBINP } \end{aligned}$ | - | 52 | 42 | 40 |


| Instruction |  | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| DGBIN DGBINP |  | - | 110 | 88 | 84 |
| $\begin{aligned} & \hline \text { NEG } \\ & \text { NEGP } \end{aligned}$ |  | - | 16 | 13 | 12 |
| DNEG DNEGP |  | - | 19 | 17 | 15 |
| BKBCD (S) (D) n |  | $\mathrm{n}=1$ | 78 | 63 | 57 |
| BKBCDP (S) (D) n |  | $\mathrm{n}=96$ | 315 | 275 | 250 |
| BKBIN (S) ( $n$ |  | $\mathrm{n}=1$ | 74 | 61 | 57 |
| BKBINP (S) (D) n |  | $\mathrm{n}=96$ | 285 | 255 | 230 |
| MOV |  | (S) $=\mathrm{D} 0$, (D) $=\mathrm{D} 1$ | 0.70 | 0.56 | 0.35 |
| MOVP |  | (S) $=\mathrm{D} 0$, (D) $=\mathrm{J} 1 \backslash \mathrm{~W} 1$ | 155 | 130 | 120 |
| DMOV |  | (S) = D0, (D) = D1 | 0.90 | 0.72 | 0.45 |
| DMOVP |  | (S) $=\mathrm{D} 0$, (D) $=\mathrm{J} 1 \backslash \mathrm{~W} 1$ | 165 | 135 | 120 |
| \$MOV |  | 0 characters | 46 | 38 | 35 |
| \$MOVP |  | 32 characters | 98 | 80 | 73 |
| CML CMLP |  | - | 0.70 | 0.56 | 0.35 |
| DCML DCMLP |  | - | 0.90 | 0.72 | 0.45 |
| BMOV (S) ${ }^{\text {( }}$ n |  | $\mathrm{n}=1$ | 27 | 21 | 20 |
| BMOVP (S) (D) n |  | $\mathrm{n}=96$ | 72 | 62 | 53 |
| FMOV (S) (D) n |  | $\mathrm{n}=1$ | 23 | 19 | 17 |
| FMOVP (S) (D) n |  | $\mathrm{n}=96$ | 48 | 41 | 36 |
| $\begin{aligned} & \mathrm{XCH} \\ & \mathrm{XCHP} \end{aligned}$ |  | - | 7.6 | 6.3 | 5.7 |
| DXCH DXCHP |  | - | 9.5 | 8.0 | 7.1 |
| BXCH (11) (12) n |  | $\mathrm{n}=1$ | 62 | 51 | 48 |
| BXCHP (11) (D2) n |  | $\mathrm{n}=96$ | 165 | 140 | 125 |
| SWAP SWAPP |  | - | 17 | 14 | 13 |
| CJ |  | - | 10 | 8.5 | 8.1 |
| SCJ |  | - | 10 | 8.5 | 8.1 |
| JMP |  | - | 11 | 8.5 | 8.1 |
| GOEND |  | - | 3.3 | 2.9 | 2.8 |
| DI |  | - | 13 | 12 | 11 |
| EI |  | - | 14 | 11 | 11 |
| IMASK |  | - | 41 | 34 | 35 |
| IRET |  | - | 205 | 170 | 155 |
|  | X | $\mathrm{n}=1$ | 55 | 46 | 43 |
| RFS | X | $\mathrm{n}=96$ | 79 | 64 | 59 |
| RFSP | Y | $\mathrm{n}=1$ | 54 | 45 | 41 |
|  | Y | $\mathrm{n}=96$ | 73 | 61 | 56 |

(3) Application instructions

The processing time when the instruction is not executed is calculated as follows:


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| WAND (S) (D) WANDP (ㅇ) (D) | When executed | 1.0 | 0.80 | 0.50 |
| WAND (S1) (52) (D) WANDP (51) (52) (ㅁ) | When executed | 1.2 | 0.96 | 0.60 |
| DAND (S) (D) DANDP $\qquad$ | When executed | 1.3 | 1.04 | 0.65 |
| DAND (31) (52) (D) DANDP (51) (2) (D) | When executed | 1.5 | 1.2 | 0.75 |
| BKAND (51) (22) (1)n | $\mathrm{n}=1$ | 110 | 87 | 79 |
| BKANDP (51) (2) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| WOR (S) (D) WORP (S) (D) | When executed | 1.0 | 0.80 | 0.50 |
| WOR (51) (32) ( 1 WORP (51) (2) (D) | When executed | 1.2 | 0.96 | 0.60 |
| DOR (S) (D) DORP (S) (D) | When executed | 1.3 | 1.04 | 0.65 |
| DOR (31) (52) (ㅁ) DORP (S1) (2) (D) | When executed | 1.5 | 1.2 | 0.75 |
| BKOR (51) (2) (D) n | $\mathrm{n}=1$ | 110 | 87 | 81 |
| BKORP (51) (32) ( n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| WXOR (S) (D) WXORP (S) (D) | When executed | 1.0 | 0.80 | 0.50 |
| WXOR (51) (2) (D) WXORP (51) (52) (D) | When executed | 1.2 | 0.96 | 0.60 |
| DXOR (S) (D) DXORP (S) (D) | When executed | 1.3 | 1.04 | 0.65 |
| DXOR (51) (22) (D) DXORP (31) (22) (D) | When executed | 1.5 | 1.2 | 0.75 |
| BKXOR (51) (2) ( $\mathrm{D}^{\text {n }}$ | $\mathrm{n}=1$ | 110 | 87 | 81 |
| BKXORP (51) (2) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| WXNR (S) (D) WXNRP (S) (D) | When executed | 1.0 | 0.80 | 0.50 |
| WXNR (51) (2) (D) WXNRP (51) (22) (D) | When executed | 1.2 | 0.96 | 0.60 |
| DXNR (S) (D) DXNRP (S) (D) | When executed | 1.3 | 1.04 | 0.65 |
| DXNR (51) (22) (D) DXNRP (51) (32) ( | When executed | 1.5 | 1.2 | 0.75 |
| BKXNR (31) (32) (1) n | $\mathrm{n}=1$ | 110 | 87 | 82 |
| BKXNRP (51) (2) (D) n | $\mathrm{n}=96$ | 185 | 155 | 140 |
| ROR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 13 | 11 | 9.7 |
| RORP ( ${ }^{\text {n }}$ | $\mathrm{n}=15$ | 13 | 11 | 9.7 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
|  | $\mathrm{n}=1$ | 15 | 12 | 12 |
| RCRP (D) n | $\mathrm{n}=15$ | 15 | 13 | 12 |
| ROL (D) n | $\mathrm{n}=1$ | 13 | 11 | 10 |
| ROLP (D) n | $\mathrm{n}=15$ | 13 | 11 | 10 |
| RCL (D) n | $\mathrm{n}=1$ | 15 | 13 | 12 |
| RCLP (D) n | $\mathrm{n}=15$ | 16 | 13 | 12 |
| DROR (D) n | $\mathrm{n}=1$ | 15 | 12 | 12 |
| DRORP (D) n | $\mathrm{n}=31$ | 15 | 13 | 12 |
| DRCR (D) n | $\mathrm{n}=1$ | 17 | 14 | 14 |
| DRCRP (D) n | $\mathrm{n}=31$ | 18 | 16 | 15 |
| DROL (D) | $\mathrm{n}=1$ | 14 | 13 | 12 |
| DROLP (D) n | $\mathrm{n}=31$ | 14 | 13 | 12 |
| $\text { DRCL (D) } \mathrm{n}$ | $\mathrm{n}=1$ | 18 | 15 | 14 |
| DRCLP (D) $n$ | $\mathrm{n}=31$ | 20 | 17 | 16 |
| $\text { SFR (D) } n$ | $\mathrm{n}=1$ | 13 | 10 | 9.7 |
| SFRP (D) $n$ | $\mathrm{n}=15$ | 13 | 11 | 9.5 |
| $\text { SFL (D) } n$ | $\mathrm{n}=1$ | 12 | 10 | 9.5 |
| SFLP (D) $n$ | $\mathrm{n}=15$ | 12 | 9.8 | 9.5 |
| $\text { BSFLR (D) } n$ | $\mathrm{n}=1$ | 42 | 35 | 33 |
| BSFLRP (D) $n$ | $\mathrm{n}=96$ | 69 | 58 | 54 |
| $\text { BSFL (D) } n$ | $\mathrm{n}=1$ | 41 | 34 | 32 |
| BSFLP (D) $n$ | $\mathrm{n}=96$ | 63 | 53 | 50 |
| DSFR ( n | $\mathrm{n}=1$ | 19 | 16 | 15 |
| DSFRP (D) n | $\mathrm{n}=96$ | 71 | 61 | 53 |
| DSFL ( n | $\mathrm{n}=1$ | 19 | 16 | 15 |
| DSFLP (D) n | $\mathrm{n}=96$ | 70 | 60 | 52 |
| BSET (D) n | $\mathrm{n}=1$ | 27 | 22 | 20 |
| BSETP (D) n | $\mathrm{n}=15$ | 27 | 22 | 20 |
| BRST (D) n | $\mathrm{n}=1$ | 27 | 22 | 21 |
| BRSTP (D) $n$ | $\mathrm{n}=15$ | 27 | 22 | 21 |
| TEST (S1) (52) (D) TESTP (S1) (S2) (D) | - | 35 | 30 | 27 |
| DTEST (S1) (S2) (D) DTESTP (S1) (S2) (D) | - | 37 | 31 | 28 |
| BKRST ( n | $\mathrm{n}=1$ | 49 | 41 | 38 |
| BKRSTP (D) n | $\mathrm{n}=96$ | 64 | 54 | 50 |
|  | $\mathrm{n}=1 \quad$ All match | 56 | 54 | 42 |
| SER (S1) (52) (D) n | $\mathrm{n}=1 \quad$ None match | 56 | 54 | 42 |
| SERP (S1) (S2) (D) n | n=96 $\quad$ All match | 280 | 240 | 220 |
|  | n=96 $\quad$ None match | 280 | 240 | 220 |
|  | $\mathrm{n}=1 \quad$ All match | 71 | 67 | 53 |
| DSER (S1) (S2) (D) n | $\mathrm{n}=1 \quad$ None match | 71 | 67 | 54 |
| DSERP (S1) (S2) (D) n | n=96all match | 495 | 415 | 375 |
|  | $\mathrm{n}=96$ None match | 500 | 415 | 375 |
| SUM | (S) $=0$ | 32 | 26 | 25 |
| SUMP | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 27 | 22 | 21 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| DSUM DSUMP | (S) $=0$ | 54 | 44 | 42 |
|  | (S) $=$ FFFFFFFFF $_{\mathrm{H}}$ | 54 | 44 | 42 |
| DECO (S) (D) n | $\mathrm{n}=2$ | 60 | 50 | 46 |
| DECOP (S) (D) n | $\mathrm{n}=8$ | 80 | 65 | 61 |
| $\begin{aligned} & \text { ENCO (S) (D) n } \\ & \text { ENCOP (S) © } \mathrm{n} \end{aligned}$ | n=2 $\quad \mathrm{M} 1=\mathrm{ON}$ | 66 | 55 | 51 |
|  | n=2 M4 = ON | 66 | 54 | 51 |
|  | $\mathrm{n}=8$ | 90 | 76 | 71 |
|  | M $\quad$ M256 = ON | 76 | 74 | 71 |
| $\begin{aligned} & \hline \text { SEG } \\ & \text { SEGP } \end{aligned}$ | - | 8.0 | 6.8 | 6.1 |
| DIS (S) (D) n | $\mathrm{n}=1$ | 47 | 39 | 36 |
| DISP (S) (D) n | $\mathrm{n}=4$ | 53 | 43 | 40 |
| UNI (S) (D) n | $\mathrm{n}=1$ | 54 | 44 | 41 |
| UNIP (S) (D) n | $\mathrm{n}=4$ | 60 | 49 | 46 |
| $\begin{aligned} & \hline \text { NDIS (S1) (D) (S2) } \\ & \text { NDISP (S1) © (S2) } \end{aligned}$ | - | 92 | 76 | 38 |
| NUNI (S1) (D) (S2) NUNIP (S1) (D) S2) | - | 47 | 39 | 36 |
| WTOB (S) (D) n | $\mathrm{n}=1$ | 56 | 46 | 42 |
| WTOBP (S) (D) n | $\mathrm{n}=96$ | 190 | 155 | 145 |
| BTOW (S) (D) | $\mathrm{n}=1$ | 56 | 46 | 42 |
| BTOWP (S) (D) $n$ | $\mathrm{n}=96$ | 190 | 155 | 145 |
| MAX (S) (D) n | $\mathrm{n}=1$ | 48 | 40 | 36 |
| MAXP (S) (D) n | $\mathrm{n}=96$ | 300 | 240 | 235 |
| MIN (S) (D) n | $\mathrm{n}=1$ | 48 | 40 | 36 |
| MINP (S) (D) n | $\mathrm{n}=96$ | 300 | 240 | 235 |
| DMAX (S) (D) n | $\mathrm{n}=1$ | 52 | 43 | 39 |
| DMAXP (S) (D) n | $\mathrm{n}=96$ | 600 | 490 | 460 |
| DMIN (S) (D) $n$ | $\mathrm{n}=1$ | 52 | 43 | 39 |
| DMINP (S) (D) n | $\mathrm{n}=96$ | 585 | 475 | 445 |
| SORT (51) n (32) (11) (12) | $\mathrm{n}=1$, (S2) $=1$ | 66 | 55 | 50 |
|  | $\mathrm{n}=96$, (32) $=16$ | 329 | 270 | 252 |
| DSORT (51) n (52) (11) (12) | $\mathrm{n}=1$, (52) $=1$ | 98 | 57 | 52 |
|  | $\mathrm{n}=96$, (52) $=16$ | 386 | 317 | 294 |
| WSUM (S) (D) n WSUMP (S) (D) $n$ | $\mathrm{n}=1$ | 52 | 43 | 40 |
|  | $\mathrm{n}=96$ | 175 | 140 | 135 |
| DWSUM (S) (D) $n$ DWSUMP (S) (D) n | $\mathrm{n}=1$ | 61 | 51 | 46 |
|  | $\mathrm{n}=96$ | 515 | 420 | 395 |
| FOR n | $\mathrm{n}=0$ | 11 | 8.9 | 8.1 |
| NEXT | - | 8.8 | 7.3 | 6.8 |
| BREAK BREAKP | - | 37 | 30 | 28 |
| CALL Pn CALLP Pn | - | 17 | 14 | 13 |
| CALL Pn (51) to (55) CALLP Pn (51) to (55) | - | 245 | 200 | 190 |
| RET | Return to original program | 16 | 13 | 12 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| $\begin{aligned} & \text { FCALL Pn } \\ & \text { FCALLP Pn } \end{aligned}$ | - | 29 | 24 | 22 |
| FCALL Pn (51) to (55) FCALLP Pn (51) to (55) | - | 250 | 205 | 190 |
| COM | - | 110 | 77 | 72 |
| IX | - | 65 | 54 | 51 |
| IXEND | - | 30 | 26 | 25 |
| IXDEV + IXSET | Number of contacts 1 | 145 | 120 | 110 |
|  | Number of contacts 14 | 770 | 630 | 585 |
| FIFW FIFWP | Number of data points 0 | 36 | 32 | 28 |
|  | Number of data points 96 | 36 | 32 | 28 |
| FIFR FIFRP | Number of data points 1 | 45 | 41 | 36 |
|  | Number of data points 96 | 93 | 82 | 70 |
| FPOP FPOPP | Number of data points 1 | 40 | 37 | 32 |
|  | Number of data points 96 | 40 | 37 | 32 |
| FINS FINSP | Number of data points 0 | 53 | 44 | 38 |
|  | Number of data points 96 | 100 | 89 | 76 |
| FDEL FDELP | Number of data points 1 | 60 | 50 | 43 |
|  | Number of data points 96 | 110 | 95 | 82 |
| FROM n1 n2 (D) n3 <br> FROMP n1 n2 (D) n3 *1 | n3 = 1 | 125 | 105 | 93 |
|  | n3 $=1000$ | 740 | 695 | 685 |
| DFRO n1 n2 (D) n3 DFROP n1 n2 (D) n3 *1 | n3 = 1 | 130 | 110 | 100 |
|  | n3 $=500$ | 745 | 695 | 675 |
| TO n1 n2 (S)n3 TOP n1 n2 (S) n3 *1 | n3 = 1 | 120 | 105 | 92 |
|  | n3 $=1000$ | 735 | 680 | 645 |
| DTO n1 n2 S n3 DTOP n1 n2 (S) n3 *1 | n3 = 1 | 130 | 110 | 99 |
|  | n3 $=500$ | 740 | 680 | 640 |
| LIMIT LIMITP | - | 34 | 28 | 26 |
| DLIMIT DLIMITP | - | 41 | 34 | 30 |
| BAND BANDP | - | 33 | 28 | 25 |
| DBAND DBANDP | - | 40 | 34 | 30 |
| ZONE <br> ZONEP | - | 31 | 25 | 24 |
| $\begin{aligned} & \text { DZONE } \\ & \text { DZONEP } \end{aligned}$ | - | 37 | 29 | 28 |
| RSET RSETP | - | - | 18 | 16 |
| DATERD DATERDP | - | 30 | 25 | 23 |
| DATEWR DATEWRP | - | 69 | 57 | 54 |
| DATE+ | No digit increase | 47 | 39 | 36 |
|  | Digit increase | 50 | 42 | 38 |
| DATE - | No digit increase | 47 | 40 | 36 |
| DATE - P | Digit increase | 50 | 42 | 38 |
| SECOND SECONDP | - | 28 | 24 | 22 |

*1: The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules. (The CPU also differs in processing time according to the extension base type.)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| HOUR HOURP | - | 38 | 32 | 29 |
| WDT WDTP | - | 18 | 15 | 14 |
| DUTY | - | 41 | 36 | 32 |
| ZRRDB ZRRDBP | - | - | 24 | 22 |
| ZRWRB ZRWRBP | - | - | 27 | 24 |
| ADRSET <br> ADRSETP | - | 23 | 19 | 18 |
| ZPUSH ZPUSHP | - | 38 | 33 | 30 |
| ZPOP <br> ZPOPP | - | 37 | 31 | 29 |
| ZCOM | - | 105 | 82 | 80 |

(4) Processing time for QCPU instructions (QCPU instructions only)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathbf{s})$ |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  |  | Q00JCPU | Q00CPU | Q01CPU |
| UNIRD |  | 96 | 80 | 74 |
| UNIRDP | $\mathrm{n}=1$ | 440 | 370 | 340 |

(5) Instructions executable by the product with the first 5 digits of the serial No. "04122" or higher

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| LDE $=$ | Single precision | In conductive status |  | 43.0 | 35.5 | 33.0 |
|  |  | In non-conductive status |  | 46.0 | 38.0 | 35.5 |
| ANDE = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 35.5 | 29.5 | 26.5 |
|  |  |  | In non-conductive status | 42.0 | 35.0 | 32.5 |
| ORE = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 42.0 | 35.0 | 32.5 |
|  |  |  | In non-conductive status | 37.0 | 31.0 | 28.5 |
| LDE < > | Single precision | In conductive status |  | 46.0 | 38.0 | 35.5 |
|  |  | In non-conductive status |  | 43.5 | 36.0 | 33.0 |
| ANDE < > | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 38.5 | 31.5 | 29.0 |
|  |  |  | In non-conductive status | 39.5 | 33.0 | 30.5 |
| ORE < > | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 37.5 | 35.0 |
|  |  |  | In non-conductive status | 34.5 | 29.0 | 26.5 |
| LDE > | Single precision | In conductive status |  | 46.0 | 37.5 | 35.5 |
|  |  | In non-conductive status |  | 46.0 | 38.5 | 35.0 |
| ANDE > | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 38.5 | 32.0 | 29.0 |
|  |  |  | In non-conductive status | 42.0 | 35.0 | 32.5 |
| ORE > | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 37.5 | 34.5 |
|  |  |  | In non-conductive status | 37.0 | 31.0 | 29.0 |
| LDE < = | Single precision | In conductive status |  | 45.5 | 37.5 | 35.0 |
|  |  | In no | conductive status | 46.5 | 38.5 | 35.5 |
| ANDE < = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When | In conductive status | 38.5 | 31.5 | 29.0 |
|  |  | executed | In non-conductive status | 42.5 | 35.5 | 32.5 |


| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| ORE < = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When | In conductive status | 45.0 | 37.5 | 34.5 |
|  |  | executed | In non-conductive status | 37.5 | 31.5 | 28.5 |
| LDE < | Single precision | In conductive status |  | 45.5 | 37.5 | 35.0 |
|  |  | In non-conductive status |  | 46.5 | 38.5 | 35.5 |
| ANDE < | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 38.0 | 31.5 | 29.0 |
|  |  |  | In non-conductive status | 42.5 | 35.5 | 32.5 |
| ORE < | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 37.5 | 34.5 |
|  |  |  | In non-conductive status | 37.5 | 31.5 | 29.0 |
| LDE > = | Single precision | In conductive status |  | 45.5 | 38.0 | 35.5 |
|  |  | In non-conductive status |  | 46.5 | 38.0 | 35.0 |
| ANDE > = | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 38.5 | 32.0 | 29.0 |
|  |  |  | In non-conductive status | 42.5 | 35.5 | 32.5 |
| ORE $>=$ | Single precision | When not executed |  | 1.5 | 1.2 | 1.0 |
|  |  | When executed | In conductive status | 45.0 | 38.5 | 34.5 |
|  |  |  | In non-conductive status | 37.5 | 31.0 | 28.5 |
| $\begin{aligned} & \mathrm{E}+\text { (S) (D) } \\ & \mathrm{E}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | Single precision | (S) $=0$, (D) $=0$ |  | 29.5 | 25.0 | 23.0 |
|  |  | (S) $=2^{127}$, (D) $=2^{127}$ |  | 65.5 | 60.5 | 49.5 |
| $\begin{aligned} & \mathrm{E}+\text { (S1) (S2) (D) } \\ & \mathrm{E}+\mathrm{P} \text { (S1) (S2) (D) } \end{aligned}$ | Single precision | (S1) $=0$, (52) $=0$ |  | 31.0 | 27.0 | 24.0 |
|  |  | (S1) $=2^{127}$, (32) $=2^{127}$ |  | 66.5 | 56.0 | 51.0 |
| $\begin{aligned} & \text { E- S (D) } \\ & \text { E-P (S) (D) } \end{aligned}$ | Single precision | (S) $=0$, (D) $=0$ |  | 29.5 | 25.0 | 23.0 |
|  |  | (S) $=2^{127}$, (D) $=2^{127}$ |  | 48.5 | 41.0 | 37.5 |
| $\begin{aligned} & \mathrm{E}-\text { - (S1) (S2) (D) } \\ & \mathrm{E}-\mathrm{P} \text { (S1) (32) (D) } \end{aligned}$ | Single precision | (S1) $=0$, (52) $=0$ |  | 31.0 | 27.0 | 24.0 |
|  |  | (51) $=2^{127}$, S2 $=2^{127}$ |  | 50.5 | 42.5 | 38.5 |
| $\begin{aligned} & \mathrm{E}^{*} \text { (S1) S2) (D) } \\ & \text { E*P (51) (52) (D) } \end{aligned}$ | Single precision | (S1) $=0$, (32) $=0$ |  | 30.0 | 25.5 | 23.0 |
|  |  | (S1) $=2^{127}$, S2 $=2^{127}$ |  | 65.5 | 55.0 | 49.5 |
| $\begin{aligned} & \mathrm{E} / \text { (S1) (S2) (D) } \\ & \mathrm{E} / \mathrm{P} \text { (S1) (S2) (D) } \end{aligned}$ | Single precision | (51) $=0$, (32) $=1$ |  | 30.0 | 26.0 | 23.0 |
|  |  | (51) $=2^{127}$, (32) $=-2^{126}$ |  | 69.5 | 57.5 | 53.0 |
| INT <br> INTP | Single precision | (S) $=0$ |  | 21.5 | 18.5 | 16.0 |
|  |  | (S) $=32766.5$ |  | 38.0 | 32.0 | 29.5 |
| DINT DINTP | Single precision | (S) $=0$ |  | 23.0 | 19.5 | 17.5 |
|  |  | (S) $=1234567890.3$ |  | 42.0 | 35.5 | 32.0 |
| FLT <br> FLTP | Single precision | (S) $=0$ |  | 22.5 | 19.5 | 17.0 |
|  |  | (S) $=7 \mathrm{FFF}_{\mathrm{H}}$ |  | 26.5 | 23.0 | 20.0 |
| DFLT DFLTP | Single precision | (S) $=0$ |  | 23.0 | 20.0 | 17.5 |
|  |  | (S) $=7$ FFFFFFFF $_{\text {H }}$ |  | 26.0 | 23.5 | 19.5 |
| ENEG <br> ENEGP | (S) $=0$ |  |  | 20.5 | 17.0 | 15.5 |
|  | (S) $=$ E - 1.0 |  |  | 31.5 | 26.0 | 24.0 |
| EMOV EMOVP | - |  |  | 1.5 | 1.2 | 1.0 |
| ESTR ESTRP | - |  |  | 604.0 | 686.0 | 831.0 |
| EVAL EVALP | Decimal point format all 2-digit specification |  |  | 138.0 | 148.0 | 196.0 |
|  | Exponent format all 6-digit specification |  |  | 164.0 | 177.0 | 214.0 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| $\begin{aligned} & \hline \text { SIN } \\ & \text { SINP } \end{aligned}$ | Single precision |  | 204.0 | 173.0 | 157.0 |
| $\begin{aligned} & \text { cos } \\ & \text { cosp } \end{aligned}$ | Single precision |  | 187.0 | 158.0 | 144.0 |
| $\begin{aligned} & \hline \text { TAN } \\ & \text { TANP } \end{aligned}$ | Single precision |  | 224.0 | 190.0 | 173.0 |
| $\begin{aligned} & \hline \text { RAD } \\ & \text { RADP } \end{aligned}$ | Single precision |  | 51.0 | 43.0 | 39.0 |
| $\begin{aligned} & \hline \text { DEG } \\ & \text { DEGP } \end{aligned}$ | Single precision |  | 51.0 | 43.0 | 39.0 |
| $\begin{aligned} & \hline \text { SQR } \\ & \text { SQRP } \end{aligned}$ | Single precision |  | 60.0 | 51.0 | 46.5 |
| EXP | Single precision | (5) $=-10$ | 306.0 | 259.0 | 235.0 |
| EXPP |  | (5) $=1$ | 306.0 | 259.0 | 235.0 |
| $\begin{aligned} & \text { LOG } \\ & \text { LOGP } \end{aligned}$ | Single precision | (5) $=1$ | 73.0 | 61.5 | 56.0 |
|  |  | (S) $=10$ | 301.0 | 255.0 | 232.0 |
| RND RNDP | - |  | 12.5 | 11.0 | 10.0 |
| $\begin{aligned} & \text { SRND } \\ & \text { SRNDP } \end{aligned}$ | - |  | 13.5 | 12.0 | 11.0 |


| Instruction Name | Condition/Number of Points Processed |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| COM *2 | With auto refresh of CPU shared memory | Refresh range: 2k words (0.5k words assigned equally to all CPUs) | - | 920 | 880 |
|  | Without auto refresh of CPU shared memory | - | - | 150 | 135 |
| FROM | Read from CPU shared memory of host CPU | n3 = 1 | - | 100 | 90 |
|  |  | n3 $=320$ | - | 440 | 420 |
|  | Read from CPU shared memory of another CPU | n3 = 1 | - | 110 | 105 |
|  |  | n3 $=320$ | - | 305 | 290 |
| TO | Write to CPU shared memory of host CPU | n3 = 1 | - | 100 | 95 |
|  |  | n3 $=320$ | - | 440 | 425 |
| S.TO | Write to CPU shared memory of host CPU | n4 = 1 | - | 205 | 195 |
|  |  | $\mathrm{n} 4=320$ | - | 545 | 525 |

*2: If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.
For a system having only the main base unit
(Instruction processing time increase) $=4 \times 0.54 \times$ (number of points processed) $\times$ (number of other CPUs) $(\mu \mathrm{s})$
For a system including extension base units
(Instruction processing time increase) $=4 \times 1.30 \times$ (number of points processed) $\times$ (number of other CPUs) $(\mu \mathrm{s})$
(6) Table of the time to be added when file register, module access device or link direct device is used

| Instruction Name | Data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00JCPU | Q00CPU | Q01CPU |
| File register (ZR) | Bit | Source | - | 34 | 32 |
|  |  | Destination | - | 23 | 22 |
|  | Word | Source | - | 13 | 12 |
|  |  | Destination | - | 9 | 8 |
|  | Double word | Source | - | 14 | 13 |
|  |  | Destination | - | 10 | 9 |
| Module access device <br> (UnIG口, U3EnIG0 to G511) | Bit | Source | 99 | 82 | 77 |
|  |  | Destination | 167 | 137 | 129 |
|  | Word | Source | 74 | 61 | 58 |
|  |  | Destination | 72 | 60 | 56 |
|  | Double word | Source | 76 | 63 | 59 |
|  |  | Destination | 92 | 75 | 71 |
| Link direct device (Jn\ $\square$ ) | Bit | Source | 178 | 147 | 137 |
|  |  | Destination | 303 | 248 | 233 |
|  | Word | Source | 154 | 126 | 118 |
|  |  | Destination | 153 | 125 | 117 |
|  | Double word | Source | 155 | 127 | 119 |
|  |  | Destination | 163 | 133 | 125 |

## Appendix 1.3 <br> Operation Processing Time of High Performance Model QCPU/Process CPU/Redundant CPU

The processing time for the individual instructions are shown in the table on the following pages.
Operation processing time can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing times rather than as being strictly accurate.

## Point ${ }^{\rho}$

When using a file resister (ZR), module access device (Un\G $\square$, U3En\G0 to G4095), and link direct device (Jn\ $\square$ ), add the processing time shown in Page 744, Appendix 1.3(5) to that of the instruction.
(1) Sequence instructions

| Instruction | Condition (Device) |  |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Qn | QnH | QnPH | QnPRH |
| LD <br> LDI <br> AND <br> ANI <br> OR <br> ORI | - |  |  |  | 0.079 | 0.034 | 0.034 | 0.034 |
| LDP <br> LDF <br> ANDP <br> ANDF <br> ORP <br> ORF | - |  |  |  | 0.158 | 0.068 | 0.068 | 0.068 |
| ANB ORB MPS MRD MPP | - |  |  |  | 0.079 | 0.034 | 0.034 | 0.034 |
| INV | When not executed |  |  |  | $0.079$ | 0.034 | $0.034$ | $0.034$ |
| MEP MEF | When executed |  |  |  | 0.173 | 0.073 | 0.073 | 0.073 |
| $\begin{aligned} & \text { EGP } \\ & \text { EGF } \end{aligned}$ | When not executed $(\mathrm{OFF} \rightarrow \mathrm{OFF})$ <br>  $(\mathrm{ON} \rightarrow \mathrm{ON})$ |  |  |  | 0.158 | 0.068 | 0.068 | 0.068 |
| OUT | When not changed |  | $\begin{array}{r} \hline(\mathrm{OFF} \rightarrow \mathrm{O} \\ (\mathrm{ON} \rightarrow \mathrm{O} \end{array}$ |  | 0.158 | 0.068 | 0.068 | 0.068 |
|  | When changed |  | $\begin{aligned} & (\mathrm{OFF} \rightarrow \mathrm{O} \\ & (\mathrm{ON} \rightarrow \mathrm{OF} \end{aligned}$ |  | 0.158 | 0.068 | 0.068 | 0.068 |
|  | F | When OFF |  |  | 2.8 | 1.2 | 1.2 | 1.2 |
|  |  | When | When displa |  | 162 | 69.7 | 69.7 | 69.7 |
|  |  | ON | Display comp |  | 126 | 54 | 54 | 54 |
|  |  |  | not executed |  | 0.63 | 0.27 | 0.27 | 0.27 |
|  | T |  | After time up |  | 0.63 | 0.27 | 0.27 | 0.27 |
|  | T |  | When added | K | 0.63 | 0.27 | 0.27 | 0.27 |
|  |  |  | When added | D | 0.63 | 0.27 | 0.27 | 0.27 |
|  |  |  | not executed |  | 0.63 | 0.27 | 0.27 | 0.27 |
|  | C |  | After time up |  | 0.63 | 0.27 | 0.27 | 0.27 |
|  | C | executed | When added | K | 0.63 | 0.27 | 0.27 | 0.27 |
|  |  |  | When added | D | 0.63 | 0.27 | 0.27 | 0.27 |


(2) Basic instructions

The processing time when the instruction is not executed is calculated as follows:
Q02CPU $\qquad$ $0.079 \times($ No. of steps for each instruction + 1) $\mu \mathrm{s}$
Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU, Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU, Q12PRHCPU,


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| LD = | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND = | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| $\mathrm{OR}=$ | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD < > | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND < > | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| OR < > | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD > | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND > | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| OR > | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD < = | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND < = | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| $\mathrm{OR}<=$ | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD < | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND < | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| $\mathrm{OR}<$ | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| LD > = | In conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | In non-conductive status |  | 0.24 | 0.10 | 0.10 | 0.10 |
| AND > = | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
| OR > = | When not executed |  | 0.24 | 0.10 | 0.10 | 0.10 |
|  | When executed | In conductive status | 0.24 | 0.10 | 0.10 | 0.10 |
|  |  | In non-conductive status | 0.24 | 0.10 | 0.10 | 0.10 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| LDD = | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.39 | 0.17 | 0.17 | 0.17 |
| ANDD = | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.39 | 0.17 | 0.17 | 0.17 |
| ORD $=$ | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD < > | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD < > | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD < > | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD > | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD > | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD > | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD < = | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD < = | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD < = | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD < | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD < | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD < | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| LDD > = | In conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  | In non-conductive status |  | 0.55 | 0.24 | 0.24 | 0.24 |
| ANDD > = | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  | When executed | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
| ORD > = | When not executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
|  | When executed | In conductive status | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | In non-conductive status | 0.55 | 0.24 | 0.24 | 0.24 |


| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| LDE $={ }^{* 1}$ | Single precision | In conductive status |  | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE $={ }^{* 1}$ | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | - | - | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE $={ }^{* 1}$ | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LDE<> *1 | Single precision | In conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE<> *1 | Single precision |  | en not executed | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision |  | en not executed | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |

*1: The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are "05031" or lower
Bottom : The first 5 digits of the serial No. are "05032" or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| ORE<> *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LDE> *1 | Single precision | When not executed |  | 92 | 40 | 6.4 | 6.4 |
|  |  | In conductive status |  | 14.9 | 6.4 |  |  |
|  |  |  |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE> * ${ }^{\text {1 }}$ | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE> *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LDE<= *1 | Single precision | In conductive status |  | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |

*1: The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are "05031" or lower
Bottom : The first 5 digits of the serial No. are "05032" or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| ANDE<= *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE<= *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LDE<*1 | Single precision | In conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE<*1 | Single precision | Wh | en not executed | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE<*1 | Single precision | Wh | en not executed | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | Wh | en not executed | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |

*1: The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are "05031" or lower
Bottom : The first 5 digits of the serial No. are "05032" or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| LDE>= *1 | Single precision | In conductive status |  | 93 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | In conductive status |  | 93 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  | In non-conductive status |  | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ANDE>= *1 | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| ORE> ${ }^{* 1}$ | Single precision | When not executed |  | 0.55 | 0.24 | 0.24 | 0.24 |
|  |  | When executed | In conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | 6.4 | 6.4 |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  | Double precision | When not executed |  | 0.55 | 0.24 | - | - |
|  |  | When executed | In conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
|  |  |  | In non-conductive status | 92 | 40 | - | - |
|  |  |  |  | 14.9 | 6.4 |  |  |
| LD\$ = | In conductive status |  |  | 38 | 16 | 16 | 16 |
|  | In non-conductive status |  |  | 34 | 15 | 15 | 15 |
| AND\$ = | When not executed |  |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed |  | In conductive status | 39 | 17 | 17 | 17 |
|  |  |  | In non-conductive status | 32 | 14 | 14 | 14 |
| OR\$ = | When not executed |  |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed |  | In conductive status | 40 | 17 | 17 | 17 |
|  |  |  | In non-conductive status | 33 | 14 | 14 | 14 |
| LD\$ < > | In conductive status |  |  | 32 | 14 | 14 | 14 |
|  | In non-conductive status |  |  | 40 | 17 | 17 | 17 |
| AND\$ < > | When not executed |  |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed |  | In conductive status | 33 | 14 | 14 | 14 |
|  |  |  | In non-conductive status | 39 | 17 | 17 | 17 |
| OR\$ < > | When not executed |  |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed |  | In conductive status | 32 | 14 | 14 | 14 |
|  |  |  | In non-conductive status | 39 | 17 | 17 | 17 |
| LD\$ > | In conductive status |  |  | 32 | 14 | 14 | 14 |
|  | In non-conductive status |  |  | 40 | 17 | 17 | 17 |

*1: The Qn/QnH changes in processing time depending on the serial No. of the CPU module.
Top : The first 5 digits of the serial No. are "05031" or lower
Bottom : The first 5 digits of the serial No. are "05032" or higher
For the condition to be satisfied when the instruction is not executed, there is no differentiation between the top and bottom.

| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| AND\$ > | When not executed |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed | In conductive status | 33 | 14 | 14 | 14 |
|  |  | In non-conductive status | 39 | 17 | 17 | 17 |
| OR\$ > | When not executed |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed | In conductive status | 32 | 14 | 14 | 14 |
|  |  | In non-conductive status | 39 | 17 | 17 | 17 |
| LD\$ < = | In conductive status |  | 40 | 17 | 17 | 17 |
|  | In non-conductive status |  | 32 | 14 | 14 | 14 |
| AND\$ < = | When not executed |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed | In conductive status | 39 | 17 | 17 | 17 |
|  |  | In non-conductive status | 32 | 14 | 14 | 14 |
| OR\$ < = | When not executed |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed | In conductive status | 40 | 17 | 17 | 17 |
|  |  | In non-conductive status | 33 | 14 | 14 | 14 |
| LD\$ < | In conductive status |  | 32 | 14 | 14 | 14 |
|  | In non-conductive status |  | 40 | 17 | 17 | 17 |
| AND\$ < | When not executed |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed | In conductive status | 32 | 14 | 14 | 14 |
|  |  | In non-conductive status | 39 | 16 | 16 | 16 |
| OR\$ < | When not executed |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed | In conductive status | 32 | 14 | 14 | 14 |
|  |  | In non-conductive status | 39 | 16 | 16 | 16 |
| LD\$ > = | In conductive status |  | 40 | 17 | 17 | 17 |
|  | In non-conductive status |  | 32 | 14 | 14 | 14 |
| AND $>^{\text {> }}=$ | When not executed |  | 0.56 | 0.23 | 0.23 | 0.23 |
|  | When executed | In conductive status | 39 | 16 | 16 | 16 |
|  |  | In non-conductive status | 32 | 14 | 14 | 14 |
| OR $\$>=$ | When not executed |  | 0.56 | 0.24 | 0.24 | 0.24 |
|  | When executed | In conductive status | 39 | 17 | 17 | 17 |
|  |  | In non-conductive status | 32 | 14 | 14 | 14 |
| $\begin{aligned} & \mathrm{BKCMP}=\text { (S1) S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP}=\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 48 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ |  | 142 | 61 | 61 | 61 |
| $\begin{aligned} & \text { BKCMP <> (S1) (S2) (D) } n \\ & \text { BKCMP <>P (S1) (S2) (D) } n \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $\mathrm{n}=96$ | 150 | 65 | 65 | 65 |
| $\begin{aligned} & \mathrm{BKCMP}>\text { (S1) (S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP}>\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $n=96$ | 142 | 61 | 61 | 61 |
| $\begin{aligned} & \mathrm{BKCMP}>=\text { (S1) (S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP}>=\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $\mathrm{n}=96$ | 150 | 65 | 65 | 65 |
| $\begin{aligned} & \mathrm{BKCMP}<\text { (S1) (S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP}<\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $n=96$ | 158 | 68 | 68 | 68 |
| $\begin{aligned} & \mathrm{BKCMP}<=\text { (S1) (S2) (D) } \mathrm{n} \\ & \mathrm{BKCMP}<=\mathrm{P} \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 48 | 21 | 21 | 21 |
|  |  | $\mathrm{n}=96$ | 150 | 65 | 65 | 65 |
| $\begin{aligned} & + \text { (S) (D) } \\ & +P \text { (S) (D) } \end{aligned}$ | When executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
| $\begin{aligned} & + \text { + S1) (S2) (D) } \\ & +\mathrm{P} \text { (S1) (S2) (D) } \end{aligned}$ | When executed |  | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \hline- \text { (S) (D) } \\ & -\mathrm{P} \text { (S) (D) } \end{aligned}$ | When executed |  | 0.39 | 0.17 | 0.17 | 0.17 |
| $\begin{aligned} & - \text { - (S1) (S2) (D) } \\ & -\mathrm{P} \text { (S1) (52) (D) } \end{aligned}$ | Whe | n executed | 0.47 | 0.20 | 0.20 | 0.20 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| $\begin{aligned} & \mathrm{D}+\text { (S) (D) } \\ & \mathrm{D}+\mathrm{P} \text { (S) ( } 1) \end{aligned}$ | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| $\begin{aligned} & \mathrm{D}+\text { (51) (52) (D) } \\ & \mathrm{D}+\mathrm{P} \text { (51) (2) (D) } \end{aligned}$ | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| $\begin{aligned} & \mathrm{D}-\mathrm{S}(\mathrm{~B}) \\ & \mathrm{D}-\mathrm{P} \text { (S) (D) } \end{aligned}$ | When executed | 0.71 | 0.30 | 0.30 | 0.30 |
| $\begin{aligned} & \mathrm{D}-\text { - (31) (22) (D) } \\ & \mathrm{D}-\mathrm{P} \text { (11) (22) (D) } \end{aligned}$ | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| $\begin{aligned} & \text { * (51) (22) (D) } \\ & \text { * P (51) (32) (D) } \end{aligned}$ | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \text { I (1) (22) (D) } \\ & \text { IP (51) (22) (D) } \end{aligned}$ | - | 2.7 | 1.2 | 1.2 | 1.2 |
| $\begin{aligned} & \mathrm{D} * \text { (51) (2) (D) } \\ & \mathrm{D} * \mathrm{P} \text { (31) (22) (D) } \end{aligned}$ | - | 7.9 | 3.4 | 3.4 | 3.4 |
| $\begin{aligned} & \mathrm{D} / \text { (51) (2) (D) } \\ & \mathrm{D} / \mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 14 | 6.1 | 6.1 | 6.1 |
| $\begin{aligned} & \mathrm{B}+\text { (S) (D) } \\ & \mathrm{B}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 2.2 | 1.0 | 1.0 | 1.0 |
| $\begin{aligned} & \mathrm{B}+(51) \text { (52) (D) } \\ & \mathrm{B}+\mathrm{P} \text { (51) (52) (D) } \end{aligned}$ | - | 5.0 | 2.2 | 2.2 | 2.2 |
| $\begin{aligned} & \mathrm{B}-\mathrm{S}(\mathrm{D}) \\ & \mathrm{B}-\mathrm{P}(\mathrm{~S})(\mathrm{D} \end{aligned}$ | - | 2.0 | 0.9 | 0.9 | 0.9 |
| $\begin{aligned} & \mathrm{B}-\text { - (51) (22) (D) } \\ & \mathrm{B}-\mathrm{P} \text { (31) (22) (D) } \end{aligned}$ | - | 4.9 | 2.1 | 2.1 | 2.1 |
| $\begin{aligned} & \mathrm{DB}+\text { (S) (D) } \\ & \mathrm{DB}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 12 | 5.0 | 5.0 | 5.0 |
| $\begin{aligned} & \mathrm{DB}+\text { (51) (22) (D) } \\ & \mathrm{DB}+\mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 12 | 5.3 | 5.3 | 5.3 |
| $\begin{aligned} & \mathrm{DB}-\mathrm{S}(\mathrm{~B}) \\ & \mathrm{DB}-\mathrm{P} \text { (S) (D) } \end{aligned}$ | - | 11 | 4.8 | 4.8 | 4.8 |
| $\begin{aligned} & \text { DB - (51) (52) (D) } \\ & \text { DB - P (51) (22) (D) } \end{aligned}$ | - | 12 | 5.2 | 5.2 | 5.2 |
| $\begin{aligned} & \mathrm{B} * \text { *(1) (52) (D) } \\ & \mathrm{B} \text { * } \mathrm{P} \text { (31) (22) (D) } \end{aligned}$ | - | 3.7 | 1.6 | 1.6 | 1.6 |
| $\begin{aligned} & \mathrm{B} / \text { (51) (22) (D) } \\ & \mathrm{B} / \mathrm{P} \text { (1) (2) (D) } \end{aligned}$ | - | 3.8 | 1.6 | 1.6 | 1.6 |
| $\begin{aligned} & \mathrm{DB} \text { * (51) (52) (D) } \\ & \mathrm{DB} \text { * } \mathrm{P} \text { (51) (22) (D) } \end{aligned}$ | - | 24 | 10 | 10 | 10 |
| $\begin{aligned} & \hline \mathrm{DB} / \text { (S1) (52) (D) } \\ & \mathrm{DB} / \mathrm{P} \text { (31) (22) (D) } \end{aligned}$ | - | 27 | 12 | 12 | 12 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| $\begin{aligned} & \mathrm{E}+\text { (S) (D) } \\ & \mathrm{E}+\mathrm{P} \text { (S) (D) } \end{aligned}$ | Single precision | (S) $=0$, (D) $=0$ | 1.8 | 0.78 | 0.78 | 0.78 |
|  |  | (S) $=2^{127}$, ( $)=2^{127}$ | 1.8 | 0.78 | 0.78 | 0.78 |
|  | Double precision | (S) $=0,(D)=0$ | 203 | 87 | - | - |
|  |  | (S) $=2^{127}$, (D) $=2^{127}$ | 203 | 87 | - | - |
| $\begin{aligned} & \mathrm{E}+\text { (S1) (S2) (D) } \\ & \mathrm{E}+\mathrm{P} \text { (S1) (S2) (D) } \end{aligned}$ | Single precision | (S1) $=0$, (32) $=0$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  |  | (51) $=2^{127}$, (32) $=2^{127}$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  | Double precision | (51) $=0$, (32) $=0$ | 209 | 90 | - | - |
|  |  | (S1) $=2^{127}$, (S2) $=2^{127}$ | 209 | 90 | - | - |
| $\begin{aligned} & E-\text { (S) (D) } \\ & E-P(S)(D) \end{aligned}$ | Single precision | (S) $=0$, (D) $=0$ | 1.8 | 0.78 | 0.78 | 0.78 |
|  |  | (S) $=2^{127}$, ( $)=2^{127}$ | 1.8 | 0.78 | 0.78 | 0.78 |
|  | Double precision | (S) $=0$, (D) $=0$ | 202 | 87 | - | - |
|  |  | (S) $=2^{127}$, ( $)=2^{127}$ | 202 | 87 | - | - |
| $\begin{aligned} & \mathrm{E}-\text { - (S1) (S2) (D) } \\ & \mathrm{E}-\mathrm{P} \text { (S1) (S2) (D) } \end{aligned}$ | Single precision | (S1) $=0$, (52) $=0$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  |  | (51) $=2^{127}$, (32) $=2^{127}$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  | Double precision | (S1) $=0$, (S2) $=0$ | 210 | 90 | - | - |
|  |  | (51) $=2^{127}$, (32) $=2^{127}$ | 210 | 90 | - | - |
| $\begin{aligned} & \mathrm{E}^{*} \text { (S1) (S2) (D) } \\ & \mathrm{E}^{*} \mathrm{P} \text { (S1) (S2) (D) } \end{aligned}$ | Single precision | (51) $=0$, (32) $=0$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  |  | (51) $=2^{126}$, (S2) $=2^{127}$ | 2.4 | 1.1 | 1.1 | 1.1 |
|  | Double precision | (51) $=0$, (52) $=0$ | 222 | 96 | - | - |
|  |  | (51) $=2^{126}$, (32) $=2^{127}$ | 222 | 96 | - | - |
| E/ (S1) (S2) (D) E/P (S1) (S2) (D) | Single precision | (51) $=0$, (52) $=1$ | 12 | 5.2 | 5.2 | 5.2 |
|  |  | (51) $=2^{127}$, (52) $=-2^{126}$ | 12 | 5.2 | 5.2 | 5.2 |
|  | Double precision | (51) $=0$, (32) $=1$ | 369 | 159 | - | - |
|  |  | (51) $=2^{127}$, (52) $=-2^{126}$ | 369 | 159 | - | - |
| $\begin{aligned} & \$+\text { (S) (D) } \\ & \$+\mathrm{P} \text { (S) (D) } \end{aligned}$ |  | - | 68 | 29 | 29 | 29 |
| $\begin{aligned} & \text { \$+ (S1) (52) (D) } \\ & \$+\mathrm{P} \text { (S1) S2) (D) } \end{aligned}$ |  | - | 81 | 35 | 35 | 35 |
| INC INCP |  | - | 0.32 | 0.14 | 0.14 | 0.14 |
| DINC DINCP |  | - | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \hline \text { DEC } \\ & \text { DECP } \end{aligned}$ |  | - | 0.32 | 0.14 | 0.14 | 0.14 |
| DDEC DDECP |  | - | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \mathrm{BCD} \\ & \mathrm{BCDP} \end{aligned}$ |  | - | 1.1 | 0.48 | 0.48 | 0.48 |
| $\begin{aligned} & \text { DBCD } \\ & \text { DBCDP } \end{aligned}$ |  | - | 3.2 | 1.4 | 1.4 | 1.4 |
| BIN BINP |  | - | 1.0 | 0.44 | 0.44 | 0.44 |
| DBIN DBINP |  | - | 1.9 | 0.82 | 0.82 | 0.82 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| INT INTP | Single precision | (S) $=0$ | 3.2 | 1.4 | 1.4 | 1.4 |
|  |  | (S) $=32766.5$ | 3.2 | 1.4 | 1.4 | 1.4 |
|  | Double precision | (S) $=0$ | 22 | 9.3 | - | - |
|  |  | (S) $=32766.5$ | 22 | 9.3 | - | - |
| DINT DINTP | Single precision | (S) $=0$ | 2.5 | 1.1 | 1.1 | 1.1 |
|  |  | (S) $=1234567890.3$ | 2.5 | 1.1 | 1.1 | 1.1 |
|  | Double precision | (S) $=0$ | 24 | 10 | - | - |
|  |  | (S) $=1234567890.3$ | 24 | 10 | - | - |
| $\begin{aligned} & \text { FLT } \\ & \text { FLTP } \end{aligned}$ | Single precision | (S) $=0$ | 2.1 | 0.92 | 0.92 | 0.92 |
|  |  | (S) $=7 \mathrm{FFFH}$ | 2.1 | 0.92 | 0.92 | 0.92 |
|  | Double precision | (S) $=0$ | 22 | 9.6 | - | - |
|  |  | (S) $=7 \mathrm{FFFH}$ | 22 | 9.6 | - | - |
| DFLT DFLTP | Single precision | (S) $=0$ | 2.1 | 0.88 | 0.88 | 0.88 |
|  |  | (S) $=7$ FFFFFFFFH | 2.1 | 0.88 | 0.88 | 0.88 |
|  | Double precision | (S) $=0$ | 26 | 11 | - | - |
|  |  | (S) $=7 \mathrm{FFFFFFFFH}$ | 26 | 11 | - | - |
| $\begin{aligned} & \hline \text { DBL } \\ & \text { DBLP } \end{aligned}$ | - |  | 4.5 | 1.9 | 1.9 | 1.9 |
| WORD WORDP | - |  | 4.7 | 2.0 | 2.0 | 2.0 |
| GRY GRYP | - |  | 4.7 | 2.0 | 2.0 | 2.0 |
| DGRY DGRYP | - |  | 5.3 | 2.3 | 2.3 | 2.3 |
| GBIN GBINP | - |  | 18 | 7.7 | 7.7 | 7.7 |
| $\begin{aligned} & \hline \text { DGBIN } \\ & \text { DGBINP } \end{aligned}$ | - |  | 32 | 14 | 14 | 14 |
| NEG NEGP | - |  | 3.6 | 1.6 | 1.6 | 1.6 |
| DNEG DNEGP | - |  | 4.3 | 1.8 | 1.8 | 1.8 |
| ENEG ENEGP | - |  | 3.9 | 1.7 | 1.7 | 1.7 |
| $\begin{aligned} & \mathrm{BKBCD} \text { (S) (D) } \mathrm{n} \\ & \mathrm{BKBCDP} \text { (S) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 38 | 17 | 17 | 17 |
|  | $\mathrm{n}=96$ |  | 99 | 43 | 43 | 43 |
| $\begin{aligned} & \mathrm{BKBIN} \text { (S) (D) } \mathrm{n} \\ & \text { BKBINP (S) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 38 | 17 | 17 | 17 |
|  | $\mathrm{n}=96$ |  | 99 | 43 | 43 | 43 |
| MOV MOVP |  | $=\mathrm{D} 0, \mathrm{D}=\mathrm{D} 1$ | 0.24 | 0.10 | 0.10 | 0.10 |
|  | (S) $=\mathrm{D} 0,(\mathrm{D}=\mathrm{J} 1 \backslash \mathrm{~W} 1$ |  | - | - | - | - |
|  |  |  | - | - | - | - |
|  |  |  | $140{ }^{* 1}$ | 60*1 | $60^{* 1}$ | 60*1 |
| DMOV DMOVP |  | = D0, D ) = D1 | 0.47 | 0.20 | 0.20 | 0.20 |
|  | (S) $=\mathrm{D} 0, \mathrm{D}=\mathrm{J} 1 \backslash \mathrm{~W} 1$ |  | - | - | - | - |
|  |  |  | - | - | - | - |
|  |  |  | $147^{* 1}$ | $64^{* 1}$ | $64^{* 1}$ | $64^{* 1}$ |

*1: $\quad$ The upper row indicates the processing time when A38B/A1S38B and the extension base are used. The center row indicates the processing time when A38HB/A1S38HB is used. The lower row indicates the processing time when Q312B is used.

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| EMOV EMOVP | - | 0.63 | 0.27 | 0.27 | 0.27 |
| \$MOV \$MOVP | - | 40 | 17 | 17 | 17 |
| CML CMLP | - | 0.40 | 0.17 | 0.17 | 0.17 |
| DCML DCMLP | - | 0.55 | 0.24 | 0.24 | 0.24 |
| BMOV (S) (D) n | $\mathrm{n}=1$ | 17 | 7.1 | 7.1 | 7.1 |
| BMOVP (S) (D) $n$ | $\mathrm{n}=96$ | 32 | 14 | 14 | 14 |
| FMOV (S) (D) $n$ | $\mathrm{n}=1$ | 6.7 | 2.9 | 2.9 | 2.9 |
| FMOVP (S) (D) $n$ | $\mathrm{n}=96$ | 14 | 6.1 | 6.1 | 6.1 |
| $\mathrm{XCH}$ <br> XCHP <br> DXCH <br> DXCHP | - | 1.3 | 0.54 | 0.54 | 0.54 |
| $\mathrm{BXCH} \text { (D1) ([2) } \mathrm{n}$ | $\mathrm{n}=1$ | 31 | 13 | 13 | 13 |
| BXCHP (11) (D2) n | $\mathrm{n}=96$ | 84 | 36 | 36 | 36 |
| SWAP SWAPP | - | 3.7 | 1.6 | 1.6 | 1.6 |
| CJ | - | 3.2 | 1.4 | 1.4 | 1.4 |
| SCJ | - | 3.2 | 1.4 | 1.4 | 1.4 |
| JMP | - | 3.2 | 1.4 | 1.4 | 1.4 |
| GOEND | - | 0.39 | 0.34 | 0.34 | 0.34 |
| DI | - | 0.95 | 0.41 | 0.41 | 0.41 |
| EI | - | 1.3 | 0.54 | 0.54 | 0.54 |
| IMASK | - | 11 | 4.6 | 4.6 | 4.6 |
| IRET | - | 1.6 | 0.68 | 0.68 | 0.68 |
| RFS | $\mathrm{n}=1$ | 6.7 | 4.7 | 4.7 | 4.7 |
| RFSP | $\mathrm{n}=96$ | 19 | 13 | 13 | 13 |
| UDCNT1 | - | 15 | 6.5 | 6.5 | - |
| UDCNT2 | - | 16 | 6.8 | 6.8 | - |
| TTMR | - | 10 | 4.4 | 4.4 | - |
| STMR | - | 20 | 7.1 | 7.1 | - |
| ROTC | - | 26 | 11 | 11 | - |
| RAMP | - | 18 | 7.7 | 7.7 | - |
| SPD | - | 19 | 8.3 | 8.3 | - |
| PLSY | - | 10 | 4.5 | 4.5 | - |
| PWM | - | 9.1 | 3.9 | 3.9 | - |
| MTR | - | 11 | 4.9 | 4.9 | - |

(3) Application instructions

The processing time when the instruction is not executed is calculated as follows:
Q02CPU $\qquad$ $0.079 \times($ No. of steps for each instruction + 1) $\mu \mathrm{s}$
Q02HCPU, Q06HCPU, Q12HCPU, Q25HCPU, Q02PHCPU, Q06PHCPU, Q12PHCPU, Q25PHCPU, Q12PRHCPU, Q25PRHCPU
$0.034 \times($ No. of steps for each instruction +1$) \mu \mathrm{s}$

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| WAND (S) (D) WANDP (S) (D) | When executed | 0.39 | 0.17 | 0.17 | 0.17 |
| WAND (51) (2) (D) WANDP (51) (32) (ㅁ) | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| DAND (5) (D) DANDP $\qquad$ | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| DAND (51) (22) (D) DANDP (31) (32) (D) | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| BKAND (51) (22) (D) n | $\mathrm{n}=1$ | 36 | 16 | 16 | 16 |
| BKANDP (51) (22) (D) n | $\mathrm{n}=96$ | 74 | 32 | 32 | 32 |
| WOR (S) (D) WORP $\qquad$ (S) (D) | When executed | 0.40 | 0.17 | 0.17 | 0.17 |
| WOR (51) (32) ( D) WORP (51) (2) (D) | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| $\begin{aligned} & \hline \text { DOR © © © } \\ & \text { DORP © © (D) } \end{aligned}$ | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| DOR (51) (22) (ㅁ) DORP (S1) (52) (D) | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| BKOR (51) (2) (D) n | $\mathrm{n}=1$ | 36 | 16 | 16 | 16 |
| BKORP (51) (32) (1) n | $\mathrm{n}=96$ | 74 | 32 | 32 | 32 |
| WXOR (S) (D) WXORP (S) (D) | When executed | 0.39 | 0.17 | 0.17 | 0.17 |
| WXOR (51) (22) (D) WXORP (31) (32) (D) | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| DXOR (S) (D) DXORP (ㄹ) (D) | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| DXOR (51) (2) (D) DXORP (31) (22) (D) | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| BKXOR (31) (22) (1) n | $\mathrm{n}=1$ | 36 | 16 | 16 | 16 |
| BKXORP (51) (2) (D) n | $\mathrm{n}=96$ | 74 | 32 | 32 | 32 |
| WXNR (S) (D) WXNRP (S) (D) | When executed | 0.40 | 0.17 | 0.17 | 0.17 |
| WXNR (51) (2) (D) WXNRP (51) (32) ( 1 ) | When executed | 0.47 | 0.20 | 0.20 | 0.20 |
| DNXR (S) (D) DNXRP (S) (D) | When executed | 0.71 | 0.31 | 0.31 | 0.31 |
| DNXR (S1) (22) (D) DNXRP (51) (22) (D) | When executed | 0.79 | 0.34 | 0.34 | 0.34 |
| BKXNR (51) (2) (1) n | $\mathrm{n}=1$ | 36 | 16 | 16 | 16 |
| BKXNRP (51) (2) (D) n | $\mathrm{n}=96$ | 74 | 32 | 32 | 32 |
| ROR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.0 | 0.85 | 0.85 | 0.85 |
|  | $\mathrm{n}=15$ | 2.0 | 0.85 | 0.85 | 0.85 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| RCR (D) $n$ <br> RCRP (D) $n$ |  | $\mathrm{n}=1$ | 1.6 | 0.68 | 0.68 | 0.68 |
|  |  | $\mathrm{n}=15$ | 1.6 | 0.68 | 0.68 | 0.68 |
| ROL (D) $n$ ROLP (D) $n$ |  | $\mathrm{n}=1$ | 2.0 | 0.85 | 0.85 | 0.85 |
|  |  | $\mathrm{n}=15$ | 2.0 | 0.85 | 0.85 | 0.85 |
| RCL (D) $n$ RCLP (D) n |  | $\mathrm{n}=1$ | 1.6 | 0.68 | 0.68 | 0.68 |
|  |  | $\mathrm{n}=15$ | 1.6 | 0.68 | 0.68 | 0.68 |
| DROR (D) $n$ <br> DRORP (D) n |  | $\mathrm{n}=1$ | 3.9 | 1.7 | 1.7 | 1.7 |
|  |  | $\mathrm{n}=31$ | 4.0 | 1.7 | 1.7 | 1.7 |
| DRCR (D) $n$ <br> DRCRP (D) n |  | $\mathrm{n}=1$ | 4.3 | 1.8 | 1.8 | 1.8 |
|  |  | $\mathrm{n}=31$ | 4.3 | 1.9 | 1.9 | 1.9 |
| $\begin{aligned} & \text { DROL (D) } \mathrm{n} \\ & \text { DROLP © } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 3.9 | 1.7 | 1.7 | 1.7 |
|  |  | $\mathrm{n}=31$ | 4.0 | 1.7 | 1.7 | 1.7 |
| DRCL (D) n <br> DRCLP (D) n |  | $\mathrm{n}=1$ | 4.3 | 1.8 | 1.8 | 1.8 |
|  |  | $\mathrm{n}=31$ | 4.3 | 1.9 | 1.9 | 1.9 |
| SFR (D) n SFRP (D) n |  | $\mathrm{n}=1$ | 1.7 | 0.75 | 0.75 | 0.75 |
|  |  | $\mathrm{n}=15$ | 2.0 | 0.85 | 0.85 | 0.85 |
| $\begin{aligned} & \text { SFL (D) } \mathrm{n} \\ & \text { SFLP (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 1.7 | 0.75 | 0.75 | 0.75 |
|  |  | $\mathrm{n}=15$ | 2.0 | 0.85 | 0.85 | 0.85 |
| $\begin{aligned} & \text { BSFR (D) } \mathrm{n} \\ & \text { BSFRP (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 20 | 8.6 | 8.6 | 8.6 |
|  |  | $\mathrm{n}=96$ | 24 | 10 | 10 | 10 |
| $\begin{aligned} & \text { BSFL (D) } \mathrm{n} \\ & \text { BSFLP © } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 20 | 8.5 | 8.5 | 8.5 |
|  |  | $\mathrm{n}=96$ | 23 | 10 | 10 | 10 |
| $\begin{aligned} & \text { DSFR (D) } \mathrm{n} \\ & \text { DSFRP © } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 1.3 | 0.58 | 0.58 | 0.58 |
|  |  | $\mathrm{n}=96$ | 25 | 11 | 11 | 11 |
| $\begin{aligned} & \text { DSFL © } \mathrm{n} \\ & \text { DSFLP © } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 1.3 | 0.58 | 0.58 | 0.58 |
|  |  | $\mathrm{n}=96$ | 26 | 11 | 11 | 11 |
| $\begin{aligned} & \text { BSET (D) } \mathrm{n} \\ & \text { BSETP (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 7.6 | 3.3 | 3.3 | 3.3 |
|  |  | $\mathrm{n}=15$ | 7.6 | 3.3 | 3.3 | 3.3 |
| $\begin{aligned} & \text { BRST © } \mathrm{n} \\ & \text { BRSTP © } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 7.6 | 3.3 | 3.3 | 3.3 |
|  |  | $\mathrm{n}=15$ | 7.6 | 3.3 | 3.3 | 3.3 |
| TEST (S1) (S2) (D) <br> TESTP $\qquad$ |  | - | 8.2 | 3.5 | 3.5 | 3.5 |
| DTEST (S1) S2 (D) <br> DTESTP |  | - | 9.2 | 3.9 | 3.9 | 3.9 |
| $\begin{aligned} & \text { BKRST S } \mathrm{n} \\ & \text { BKRSTP S } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 18 | 7.8 | 7.8 | 7.8 |
|  |  | $\mathrm{n}=96$ | 19 | 8.2 | 8.2 | 8.2 |
| SER (S1) (S2) (D) n SERP (S1) (S2) (D) n | $\mathrm{n}=1$ | All match | 22 | 9.6 | 9.6 | 9.6 |
|  |  | None match | 21 | 8.9 | 8.9 | 8.9 |
|  | $\mathrm{n}=96$ | All match | 115 | 49 | 49 | 49 |
|  |  | None match | 133 | 57 | 57 | 57 |
| DSER (S1) (52) (D) n DSERP (51) (52) (D) n | $\mathrm{n}=1$ | All match | 23 | 9.9 | 9.9 | 9.9 |
|  |  | None match | 23 | 9.7 | 9.7 | 9.7 |
|  | $\mathrm{n}=96$ | All match | 142 | 61 | 61 | 61 |
|  |  | None match | 132 | 57 | 57 | 57 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| SUM SUMP |  |  | 3.9 | 1.7 | 1.7 | 1.7 |
| DSUM DSUMP |  |  | 4.7 | 2.0 | 2.0 | 2.0 |
|  | (S) = FFFFFFFFF ${ }_{H}$ |  | 12 | 5.0 | 5.0 | 5.0 |
| $\begin{aligned} & \text { DECO S(B) } \mathrm{n} \\ & \text { DECOP (S) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=2$ |  | 20 | 8.6 | 8.6 | 8.6 |
|  |  |  | 27 | 12 | 12 | 12 |
| $\begin{aligned} & \text { ENCO (S) (D) } \mathrm{n} \\ & \text { ENCOP (S) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=2$ | M1 = ON | 21 | 9.1 | 9.1 | 9.1 |
|  |  | $\mathrm{M} 4=\mathrm{ON}$ | 21 | 9.1 | 9.1 | 9.1 |
|  | $\mathrm{n}=8$ | M1 = ON | 28 | 12 | 12 | 12 |
|  |  | $\mathrm{M} 256=\mathrm{ON}$ | 26 | 11 | 11 | 11 |
| $\begin{aligned} & \hline \text { SEG } \\ & \text { SEGP } \end{aligned}$ |  |  | 1.3 | 0.54 | 0.54 | 0.54 |
| $\begin{aligned} & \text { DIS (S) (D) } \mathrm{n} \\ & \text { DISP (S) © } \mathrm{n} \end{aligned}$ |  |  | 18 | 7.7 | 7.7 | 7.7 |
|  |  |  | 19 | 8.3 | 8.3 | 8.3 |
| UNI (S) (D) $n$ UNIP (S) (D) n |  |  | 21 | 8.9 | 8.9 | 8.9 |
|  |  |  | 23 | 9.7 | 9.7 | 9.7 |
| $\begin{aligned} & \text { NDIS (S1) (D) S2) } \\ & \text { NDISP (S1) (D) (52) } \end{aligned}$ |  |  | 41 | 18 | 18 | 18 |
| NUNI (S1) (D) (52) NUNIP (51) (D) (52) |  |  | 42 | 18 | 18 | 18 |
| WTOB (S) (D) $n$ WTOBP (S) (D) n |  |  | 47 | 20 | 20 | 20 |
|  |  |  | 99 | 43 | 43 | 43 |
| BTOW (S) (D) $n$BTOWP (S) (D) $n$ |  |  | 45 | 19 | 19 | 19 |
|  |  |  | 89 | 38 | 38 | 38 |
| MAX (S) (D) n MAXP (S) (D) n |  |  | 17 | 7.1 | 7.1 | 7.1 |
|  |  |  | 136 | 59 | 59 | 59 |
| $\operatorname{MIN}$ (S) (D) $n$ MINP (S) (D) $n$ |  |  | 17 | 7.1 | 7.1 | 7.1 |
|  |  |  | 159 | 69 | 69 | 69 |
| $\begin{aligned} & \text { DMAX S (D) } \mathrm{n} \\ & \text { DMAXP S (D) } \mathrm{n} \end{aligned}$ |  |  | 27 | 12 | 12 | 12 |
|  |  |  | 181 | 78 | 78 | 78 |
| DMIN (S) (D) nDMINP (S) (D) n |  |  | 27 | 12 | 12 | 12 |
|  |  |  | 112 | 48 | 48 | 48 |
| SORT (S1) n (32) (11) (12) |  | $=1$ | 16 | 7.1 | 7.1 | 7.1 |
|  |  | 2) $=16$ | 87.8 | 37.9 | 37.9 | 37.9 |
| DSORT (51) n (52) (11) (12) |  | ) $=1$ | 17 | 7.1 | 7.1 | 7.1 |
|  |  | 2) $=16$ | 96.1 | 41.6 | 41.6 | 41.6 |
| WSUM (S) (D) n WSUMP (S) (D) $n$ |  |  | 16.4 | 7.1 | 7.1 | 7.1 |
|  |  |  | 68.4 | 29.5 | 29.5 | 29.5 |
| DWSUM (S) (D) $n$ DWSUMP (S) (D) n |  |  | 18.9 | 8.2 | 8.2 | 8.2 |
|  |  |  | 130.4 | 56.1 | 56.1 | 56.1 |
| FOR n |  |  | 2.3 | 1.0 | 1.0 | 1.0 |
| NEXT |  |  | 3.3 | 1.4 | 1.4 | 1.4 |
| BREAK BREAKP |  |  | 11 | 4.6 | 4.6 | 4.6 |
| CALL Pn CALLP Pn |  | pointer | 2.1 | 0.88 | 0.88 | 0.88 |
|  |  | pointer | 33 | 14 | 14 | 14 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| CALL Pn (51) to (55) CALLP Pn (51) to (55) | - | 135 | 58 | 58 | 58 |
| RET | Return to original program | 2.9 | 1.3 | 1.3 | 1.3 |
|  | Return to other program | 20 | 8.5 | 8.5 | 8.5 |
| FCALL Pn FCALLP Pn | Internal file pointer | 3.6 | 1.6 | 1.6 | 1.6 |
|  | Common pointer | 20 | 8.7 | 8.7 | 8.7 |
| FCALL Pn (S1) to (55) FCALLP Pn (51) to (55) | - | 134 | 57 | 57 | 57 |
| $\begin{aligned} & \hline \text { ECALL * Pn } \\ & \text { ECALLP * Pn } \\ & \text { *: Program name } \end{aligned}$ | - | 77 | 33 | 33 | 33 |
| ECALL * Pn (51) to (55) <br> ECALLP * Pn (51) to (55) <br> *: Program name | - | 162 | 70 | 70 | 70 |
| EFCALL * Pn <br> EFCALLP * Pn <br> *: Program name | - | 78 | 34 | 34 | 34 |
| EFCALL * Pn (51) to (55) <br> EFCALLP * Pn (51) to (55) <br> *: Program name | - | 200 | 86 | 86 | 86 |
| COM | - | 55 | 16 | 16 | 16 |
| IX | - | 12 | 5.2 | 5.2 | 5.2 |
| IXEND | - | 4.7 | 2.0 | 2.0 | 2.0 |
| IXDEV + IXSET | Number of contacts 1 | 48 | 21 | 21 | 21 |
|  | Number of contacts 14 | 93 | 40 | 40 | 40 |
| FIFW FIFWP | Number of data points 0 | 11 | 4.5 | 4.5 | 4.5 |
|  | Number of data points 96 | 11 | 4.5 | 4.5 | 4.5 |
| FIFR FIFRP | Number of data points 1 | 13 | 5.6 | 5.6 | 5.6 |
|  | Number of data points 96 | 32 | 14 | 14 | 14 |
| FPOP FPOPP | Number of data points 1 | 16 | 7.0 | 7.0 | 7.0 |
|  | Number of data points 96 | 16 | 7.0 | 7.0 | 7.0 |
| FINS FINSP | Number of data points 0 | 20 | 8.4 | 8.4 | 8.4 |
|  | Number of data points 96 | 36 | 15 | 15 | 15 |
| FDEL FDELP | Number of data points 1 | 19 | 7.5 | 7.5 | 7.5 |
|  | Number of data points 96 | 39 | 15 | 15 | 15 |
| FROM n1 n2 (D) n3 <br> FROMP n1 n2 (D) n3 *1 | $\mathrm{n} 3=1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 47 | 22 | 22 | 22 |
|  | $n 3=1000$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 476 | 437 | 437 | 437 |
| DFRO n1 n2 (D) n3 DFROP n1 n2 (D) n3*1 | $\mathrm{n} 3=1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 51 | 24 | 24 | 24 |
|  | $\mathrm{n} 3=500$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 478 | 437 | 437 | 437 |

*1: The upper row indicates the processing time when A38B/A1S38B and the extension base are used.
The center row indicates the processing time when $\mathrm{A} 38 \mathrm{HB} / \mathrm{A} 1 \mathrm{~S} 38 \mathrm{HB}$ is used.
The bottom row indicates the processing times taken when the Q312B is used to execute the instruction for the QJ71C24 in slot 0 .
The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules.
(The QnCPU/QnHCPU also differs in processing time according to the extension base type.)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| TO n1 n2 (S) n3 TOP n1 n2 (S) n3 *1 | $\mathrm{n} 3=1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 48 | 20 | 20 | 20 |
|  | $n 3=1000$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 479 | 412 | 412 | 412 |
| DTO n1 n2 (S) n3 DTOP n1 n2 (S) n3 *1 | $\mathrm{n} 3=1$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 50 | 23 | 23 | 23 |
|  | $n 3=500$ | - | - | - | - |
|  |  | - | - | - | - |
|  |  | 457 | 416 | 416 | 416 |
| PR | SM7010N $\quad$ Variable 1 character | 33 | 11 | 11 | - |
|  | SM7010N Variable 32 character | 48 | 18 | 18 | - |
|  | SM701OFF | 21 | 7.8 | 7.8 | - |
| PRC | - | 181 | 16 | 16 | - |
| LED | When displayed | - | - | - | - |
|  | Display completed | - | - | - | - |
| LEDC | When displayed | - | - | - | - |
|  | Display completed | - | - | - | - |
| LEDR | No display $\rightarrow$ no display | 0.40 | 0.17 | 0.17 | 0.17 |
|  | LED instruction execution $\rightarrow$ no display | 103 | 44 | 44 | 44 |
| CHKST | - | 5.8 | 2.5 | 2.5 | 2.5 |
| CHK | 1 contact no error | 24 | 10 | 10 | 10 |
|  | 150 contact no error | 1676 | 721 | 721 | 721 |
|  | 1 contact error | 88 | 38 | 38 | 38 |
| CHKCIR | 10 steps | 5.8 | 2.5 | 2.5 | 2.5 |
| SLT | All internal devices | - | - | - | - |
|  | File register 8 k points | - | - | - | - |
|  | SLT execution completion | - | - | - | - |
| SLTR | - | - | - | - | - |
| STRA | Start | - | - | - | - |
|  | STRA execution completion | - | - | - | - |
| STRAR | - | - | - | - | - |
| PTRA | - | - | - | - | - |
| PTRAR | - | - | - | - | - |
| PTRAEXE <br> PTRAEXEP | When operating | - | - | - | - |
|  | Trace in progress | - | - | - | - |
| BINDA BINDAP | (S) $=1$ | 15 | 6.7 | 6.7 | 6.7 |
|  | (S) $=-32768$ | 24 | 10 | 10 | 10 |
| DBINDA DBINDAP | (S) $=1$ | 43 | 18 | 18 | 18 |
|  | (S) $=-2147483648$ | 86 | 37 | 37 | 37 |
| BINHA BINHAP | (S) $=1$ | 18 | 7.7 | 7.7 | 7.7 |
|  | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 19 | 8.2 | 8.2 | 8.2 |
| DBINHA DBINHAP | (S) $=1$ | 23 | 10 | 10 | 10 |
|  | (S) = FFFFFFFFFH | 24 | 10 | 10 | 10 |

*1: The upper row indicates the processing time when A38B/A1S38B and the extension base are used.
The center row indicates the processing time when $A 38 \mathrm{HB} / \mathrm{A} 1 \mathrm{~S} 38 \mathrm{HB}$ is used.
The bottom row indicates the processing times taken when the Q312B is used to execute the instruction for the QJ71C24 in slot 0 .
The FROM/TO instruction differs in processing time according to the number of slots and the loaded modules. (The QnCPU/QnHCPU also differs in processing time according to the extension base type.)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| $\begin{aligned} & \text { BCDDA } \\ & \text { BCDDAP } \end{aligned}$ | (S) $=1$ | 23 | 9.8 | 9.8 | 9.8 |
|  | (S) $=9999$ | 21 | 8.9 | 8.9 | 8.9 |
| DBCDDA DBCDDAP | (S) $=1$ | 22 | 9.5 | 9.5 | 9.5 |
|  | (S) $=99999999$ | 29 | 13 | 13 | 13 |
| DABIN DABINP | (5) $=1$ | 57 | 25 | 25 | 25 |
|  | (S) $=-32768$ | 58 | 25 | 25 | 25 |
| DDABIN DDABINP | (S) $=1$ | 92 | 40 | 40 | 40 |
|  | (S) $=-2147483648$ | 106 | 46 | 46 | 46 |
| HABIN HABINP | (S) $=1$ | 13 | 5.8 | 5.8 | 5.8 |
|  | (S) $=$ FFFFH | 15 | 6.4 | 6.4 | 6.4 |
| DHABIN DHABINP | (S) $=1$ | 22 | 9.5 | 9.5 | 9.5 |
|  | (S) = FFFFFFFFFH | 25 | 11 | 11 | 11 |
| DABCD <br> DABCDP | (S) $=1$ | 16 | 6.9 | 6.9 | 6.9 |
|  | (S) $=9999$ | 17 | 7.2 | 7.2 | 7.2 |
| DDABCD DDABCDP | (S) $=1$ | 25 | 11 | 11 | 11 |
|  | (S) $=99999999$ | 29 | 13 | 13 | 13 |
| COMRD COMRDP | - | 40 | 17 | 17 | 17 |
| LEN LENP | 1 character | 18 | 8.0 | 8.0 | 8.0 |
|  | 96 characters | 86 | 37 | 37 | 37 |
| $\begin{array}{\|l\|} \hline \text { STR } \\ \text { STRP } \end{array}$ | - | 53 | 23 | 23 | 23 |
| DSTR DSTRP | - | 123 | 53 | 53 | 53 |
| VAL VALP | - | 95 | 41 | 41 | 41 |
| DVAL DVALP | - | 166 | 72 | 72 | 72 |
| ESTR ESTRP | - | 564 | 243 | 243 | 243 |
| EVAL EVALP | Decimal point format all 2-digit specification | 100 | 43 | 43 | 43 |
|  | Exponent format all 6-digit specification | 127 | 55 | 55 | 55 |
| ASC (S) (D) $n$ ASCP (S) (D) $n$ | $\mathrm{n}=1$ | 64 | 28 | 28 | 28 |
|  | $\mathrm{n}=96$ | 289 | 125 | 125 | 125 |
| HEX (S) (D) $n$ HEXP (S) (D) $n$ | $\mathrm{n}=1$ | 60 | 26 | 26 | 26 |
|  | $\mathrm{n}=96$ | 343 | 148 | 148 | 148 |
| RIGHT (S) (D) n RIGHTP (S) (D) $n$ | $\mathrm{n}=1$ | 49 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ | 131 | 56 | 56 | 56 |
| LEFT (S) (D) $n$ LEFTP (S) (D) n | $\mathrm{n}=1$ | 50 | 21 | 21 | 21 |
|  | $\mathrm{n}=96$ | 131 | 56 | 56 | 56 |
| MIDR <br> MIDRP | - | 53 | 23 | 23 | 23 |
| MIDW MIDWP | - | 128 | 55 | 55 | 55 |
| INSTR INSTRP | No match | 58 | 25 | 25 | 25 |
|  | Match Head | 55 | 24 | 24 | 24 |
|  | Match End | 58 | 25 | 25 | 25 |


| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| EMOD EMODP | - |  | 527 | 227 | 227 | 227 |
| EREXP EREXPP | - |  | 1656 | 713 | 713 | 713 |
|  | Single precision |  | 115 | 50 | 50 | 50 |
| SINP | Double precision |  | 1945 | 837 | - | - |
| cos | Single precision |  | 122 | 53 | 53 | 53 |
| COSP | Double precision |  | 2618 | 1127 | - | - |
| TAN | Single precision |  | 123 | 53 | 53 | 53 |
| TANP | Double precision |  | 2618 | 1127 | - | - |
| ASIN | Single precision |  | 111 | 48 | 48 | 48 |
| ASINP | Double precision |  | 2491 | 1072 | - | - |
| ACOS | Single precision |  | 115 | 49 | 49 | 49 |
| ACOSP | Double precision |  | 2367 | 1019 | - | - |
| ATAN | Single precision |  | 157 | 68 | 68 | 68 |
| ATANP | Double precision |  | 3140 | 1352 | - | - |
| RAD | Single precision |  | 17 | 7.2 | 7.2 | 7.2 |
| RADP | Double precision |  | 24 | 10 | - | - |
| DEG | Single precision |  | 17 | 7.2 | 7.2 | 7.2 |
| DEGP | Double precision |  | 23 | 9.9 | - | - |
| SQR | Single precision |  | 28 | 12 | 12 | 12 |
| SQRP | Double precision |  | 1812 | 780 | - | - |
| EXP <br> EXPP | Single precision | $\begin{gathered} (S)=-10 \\ (S)=1 \end{gathered}$ | 129 | 56 | 56 | 56 |
|  | Double precision | $\begin{gathered} (S)=-10 \\ (S)=1 \end{gathered}$ | 2386 | 1026 | - | - |
| LOG | Single precision | $\begin{aligned} & \text { (S) }=1 \\ & \text { (S) }=10 \end{aligned}$ | 113 | 49 | 49 | 49 |
| LOGP | Double precision | $\begin{aligned} & \text { (S) }=1 \\ & \text { (S) }=10 \end{aligned}$ | 2146 | 924 | - | - |
| RND RNDP | - |  | 3.9 | 1.7 | 1.7 | 1.7 |
| SRND SRNDP | - |  | 3.5 | 1.5 | 1.5 | 1.5 |
| BSQR | (S) $=0$ |  | 6.2 | 2.7 | 2.7 | 2.7 |
| BSQRP | (S) $=9999$ |  | 38 | 16 | 16 | 16 |
| BDSQR | (S) $=0$ |  | 6.2 | 2.7 | 2.7 | 2.7 |
| BDSQRP | (S) $=99999999$ |  | 38 | 16 | 16 | 16 |
| BSIN BSINP | - |  | 12 | 5.1 | 5.1 | 5.1 |
| $\begin{aligned} & \mathrm{BCOS} \\ & \mathrm{BCOSP} \end{aligned}$ | - |  | 12 | 5.2 | 5.2 | 5.2 |
| BTAN BTANP | - |  | 12 | 5.2 | 5.2 | 5.2 |
| BASIN BASINP | - |  | 20 | 8.7 | 8.7 | 8.7 |
| BACOS BACOSP | - |  | 21 | 9.0 | 9.0 | 9.0 |
| BATAN BATANP | - |  | 22 | 9.6 | 9.6 | 9.6 |
| LIMIT LIMITP | - |  | 10 | 4.3 | 4.3 | 4.3 |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| DLIMIT DLIMITP | - | 11 | 4.7 | 4.7 | 4.7 |
| BAND BANDP | - | 9.8 | 4.2 | 4.2 | 4.2 |
| DBAND DBANDP | - | 11 | 4.9 | 4.9 | 4.9 |
| ZONE <br> ZONEP | - | 9.1 | 3.9 | 3.9 | 3.9 |
| DZONE <br> DZONEP | - | 11 | 4.6 | 4.6 | 4.6 |
| $\begin{aligned} & \text { RSET } \\ & \text { RSETP } \end{aligned}$ | - | 6.8 | 2.9 | 2.9 | 2.9 |
| QDRSET QDRSETP | - | 205 | 88 | 88 | 88 |
| $\begin{aligned} & \text { QCDSET } \\ & \text { QCDSETP } \end{aligned}$ | - | 147 | 63 | 63 | 63 |
| DATERD DATERDP | - | 13 | 5.5 | 5.5 | 5.5 |
| DATEWR DATEWRP | - | 15 | 6.4 | 6.4 | 6.4 |
| DATE+ | No digit increase | 13 | 5.4 | 5.4 | 5.4 |
| DATE+P | Digit increase | 13 | 5.4 | 5.4 | 5.4 |
| DATE - | No digit increase | 12 | 5.2 | 5.2 | 5.2 |
| DATE - P | Digit increase | 12 | 5.2 | 5.2 | 5.2 |
| SECOND SECONDP | - | 10 | 4.5 | 4.5 | 4.5 |
| HOUR HOURP | - | 12 | 5.2 | 5.2 | 5.2 |
| MSG | 1 character | 3.0 | 1.3 | 1.3 | 1.3 |
| MSG | 32 characters | 3.0 | 1.3 | 1.3 | 1.3 |
| PKEY | Initial time | 20 | 8.6 | 8.6 | 8.6 |
| PKEY | No reception | 19 | 8.2 | 8.2 | 8.2 |
| PSTOP PSTOPP | - | 79 | 34 | 34 | 34 |
| POFF POFFP | - | 79 | 34 | 34 | 34 |
| PSCAN PSCNAP | - | 75 | 32 | 32 | 32 |
| PLOW PLOWP | - | 80 | 34 | 34 | - |
| WDT WDTP | - | 5.9 | 2.6 | 2.6 | 2.6 |
| DUTY | - | 9.3 | 4.0 | 4.0 | 4.0 |
| ZRRDB ZRRDBP | - | 7.9 | 3.4 | 3.4 | 3.4 |
| ZRWRB ZRWRBP | - | 9.4 | 4.0 | 4.0 | 4.0 |
| ADRSET ADRSETP | - | 4.9 | 2.1 | 2.1 | 2.1 |
| KEY | - | 17 | 7.3 | 7.3 | - |
| ZPUSH <br> ZPUSHP | - | 11 | 4.7 | 4.7 | 4.7 |
| ZPOP <br> ZPOPP | - | 5.1 | 2.2 | 2.2 | 2.2 |
| EROMWR EROMWRP | - | - | - | - | - |


| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| ZCOM | - | 691 | 289 | 289 | 289 |
| READ | - | - | - | - | - |
| SREAD | - | - | - | - | - |
| WRITE | - | - | - | - | - |
| SWRITE | - | - | - | - | - |
| SEND | - | - | - | - | - |
| RECV | - | - | - | - | - |
| REQ | - | - | - | - | - |
| ZNFR | - | - | - | - | - |
| ZNTO | - | - | - | - | - |
| ZNRD | MELSECNET/10 | - | - | - | - |
|  | MELSECNET (II) | - | - | - | - |
| ZNWR | MELSECNET/10 | - | - | - | - |
|  | MELSECNET (II) | - | - | - | - |
| RFRP | - | - | - | - | - |
| RTOP | - | - | - | - | - |

(4) Processing time for QCPU instructions (QCPU instructions only)
(a) Instructions available from function version $A$

| Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| UNIRD | - |  | 79 | 34 | 34 | 34 |
| TRACE | Start |  | 176 | 76 | 76 | 76 |
|  | STRA execution completion |  | 6.3 | 2.7 | 2.7 | 2.7 |
| TRACER | - |  | 19 | 8.2 | 8.2 | 8.2 |
| SP.FWRITE | - |  | 84 | 36 | 36 | 36 |
| SP.FREAD | - |  | 82 | 35 | 35 | 35 |
| PLOADP | - |  | 58 | 25 | 25 | - |
| PUNLOADP | - |  | 272 | 117 | 117 | - |
| PSWAPP | - |  | 308 | 133 | 133 | - |
| RBMOV | When standard RAM is used | 1 point | 45.5 | 20 | 20 | 20 |
|  |  | 1000 points | 215 | 91 | 91 | 91 |
|  | When SRAM card is used | 1 point | 49.5 | 22 | 22 | 22 |
|  |  | 1000 points | 540 | 305 | 305 | 305 |

(b) Instructions available from function version B

| Instruction | Condition/Number of Points Processed |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Qn | QnH | QnPH | QnPRH |
| COM *1 | With auto refresh of CPU shared memory | Refresh range: 2k words (0.5k words assigned equally to all CPUs) |  | 720 | 660 | 660 | - |
|  |  | Refresh range: 4k words ( 1 k words assigned equally to all CPUs) |  | 860 | 730 | 730 | - |
|  | Without auto refresh of CPU shared memory |  | - | 43 | 20 | 20 | 20 |
| FROM *1 | Reading from CPU shared memory of another CPU |  | n3 = 1 | 59 | 29 | 29 | - |
|  |  | $n 3=1000$ |  | 530 | 500 | 500 | - |
|  | Reading buffer memory of intelligent function module*2 | n3 = 1 | Main base unit | 51 | 24 | 24 | - |
|  |  |  | Extension base unit | 54 | 27 | 27 | - |
|  |  | n3 = | Main base unit | 540 | 480 | 480 | - |
|  |  | 1000 | Extension base unit | 1100 | 1050 | 1050 | - |
| S.TO | Writing to CPU shared memory of host CPU | n3 = 1 ("TO" instruction) <br> n4 = 1 ("S.TO instruction") |  | 74 | 33 | 33 | - |
|  |  |  | n2 = 256 | 126 | 54 | 54 | - |
| S (P).DATERD *3 | Reading data of the expansion clock |  | - | 25 | 11 | 11 | 11 |
| S (P).DATE+ *3 | Expansion clock data addition operation |  | - | 38 | 17 | 17 | 17 |
| S (P).DATE- *3 | Expansion clock data subtraction operation |  | - | 38 | 17 | 17 | 17 |

*1: If the processing overlaps those of the other CPUs in a multiple CPU system, the processing time increases by a maximum of the following time.
For system having only the main base unit
(Instruction processing time increase) $=0.54 \times$ (number of points processed) $\times$ (number of other CPUs) ( $\mu \mathrm{s}$ )
For system including extension base units
(Instruction processing time increase) $=1.30 \times$ (number of points processed) $\times$ (number of other CPUs) ( $\mu \mathrm{s}$ )
*2: In a multiple CPU system, the instruction processing time for the intelligent function module under control of the host CPU is equal to that for the intelligent function module under control of another CPU.
*3: Products with the first 5 digits of the serial No. "07032" or higher are applicable.
(5) Redundant system instructions (for redundant CPU)

| Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Qn | QnH | QnPH | QnPRH |
| SP.CONTSW | - | - | - | - | 9.6 |

(6) Table of the time to be added when file register, module access device or link direct device is used

| Instruction | Data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Qn | QnH | QnPH | QnPRH |
| File register (ZR) | Bit | Source | 5.56 | 2.40 | 2.40 | 2.40 |
|  |  | Destination | 4.44 | 1.91 | 1.91 | 1.91 |
|  | Word | Source | 2.60 | 1.12 | 1.12 | 1.12 |
|  |  | Destination | 3.76 | 1.62 | 1.62 | 1.62 |
|  | Double word | Source | 2.83 | 1.22 | 1.22 | 1.22 |
|  |  | Destination | 4.00 | 1.72 | 1.72 | 1.72 |
|  | Bit | Source | 5.22 | 2.25 | 2.25 | 2.25 |
|  |  | Destination | 4.09 | 1.76 | 1.76 | 1.76 |
|  | Word | Source | 2.25 | 0.97 | 0.97 | 0.97 |
|  |  | Destination | 3.42 | 1.47 | 1.47 | 1.47 |
|  | Double word | Source | 2.49 | 1.07 | 1.07 | 1.07 |
|  |  | Destination | 3.65 | 1.57 | 1.57 | 1.57 |
| Module access device (Un\G $\square$, U3En\G0 to G4095) | Bit | Source | 35.56 | 15.31 | 15.31 | 15.31 |
|  |  | Destination | 65.08 | 28.01 | 28.01 | 28.01 |
|  | Word | Source | 32.76 | 14.10 | 14.10 | 14.10 |
|  |  | Destination | 28.84 | 12.41 | 12.41 | 12.41 |
|  | Double word | Source | 32.99 | 14.20 | 14.20 | 14.20 |
|  |  | Destination | 29.07 | 12.51 | 12.51 | 12.51 |
| Link direct device (Jn\} \square  )  | Bit | Source | 75.67 | 32.57 | 32.57 | 32.57 |
|  |  | Destination | 138.65 | 59.67 | 59.67 | 59.67 |
|  | Word | Source | 72.73 | 31.30 | 31.30 | 31.30 |
|  |  | Destination | 137.32 | 59.10 | 59.10 | 59.10 |
|  | Double word | Source | 72.96 | 31.40 | 31.40 | 31.40 |
|  |  | Destination | 137.55 | 59.20 | 59.20 | 59.20 |

## Appendix 1.4

The processing time for the individual instructions are shown in the table on the following pages.
Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.

## Appendix 1.4.1 Subset instruction processing time

The following describes the subset instruction processing time.

## Point ${ }^{\rho}$

(1) The processing time shown in "(1) Subset instruction processing time table" applies when the device used in an instruction meets the device condition for subset processing (For device condition triggering subset processing, refer to Page 102, Section 3.5.1).
(2) When using a file resister ( $R, Z R$ ), extended data register (D), extended link register (W), and module access device (U3En\G10000 and the subsequent devices), add the processing time shown in (2) to that of the instruction.
(3) When using an F,T(ST),C device with an OUT/SET/RST instruction, add the processing time for each instruction, with reference to the adding time in (3).
(4) Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.
(1) Subset instruction processing time table
(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU.

| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Sequence instruction | LD <br> LDI <br> AND <br> ANI <br> OR <br> ORI <br> LDP <br> LDF <br> ANDP <br> ANDF <br> ORP <br> ORF | When executed |  | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | $\begin{aligned} & \hline \text { LDPI } \\ & \text { LDFI } \end{aligned}$ | When executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ANDPI <br> ANDFI <br> ORPI <br> ORFI | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |  |
|  | OUT | Wh | not changed | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | $\begin{aligned} & \text { SET } \\ & \text { RST } \end{aligned}$ | When | not executed | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  |  | When executed | When not changed |  |  |  |  |  |  |  |  |
|  |  |  | When changed |  |  |  |  |  |  |  |  |
| Basic instruction | $\mathrm{LD}=$ | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |  |  |  |
|  | AND $=$ | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | $\mathrm{OR}=$ | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. ${ }^{\text {Max. }}$ |  |
| Basic instruction | LD<> | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |  |  |  |
|  | AND<> | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | OR<> | Wh | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  |  | In cond | ductive status |  |  |  |  |  |  |  |  |
|  | LD> | In non- | onductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | AND> |  | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | OR> | When executed | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LD<= | In con | ductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | LD<= | In non-c | onductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | AND<= | When executed | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | $\mathrm{OR}<=$ | When executed | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LD< | In con | ductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | LD | In non- | conductive status |  |  |  |  |  |  |  |  |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | AND< | When executed | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | $\mathrm{OR}<$ |  | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LD>= | In con | ductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | LD>= | In non-c | onductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | AND>= | When executed | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | $\mathrm{OR}>=$ | When executed | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LDD= | In con | ductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | LDD= | In non-c | conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | ANDD= | When executed | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | ORD= | When execut | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  | ->> | In con | ductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | LDD<> | In non- | conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When | not executed |  |  |  |  |  |  |  |  |
|  | ANDD<> | W | In conductive status |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In non-conductive status |  |  |  |  |  |  |  |  |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | B * (51) (52) (D) | When executed |  | 3.700 | 12.100 | 3.700 | 12.100 | 3.700 | 12.100 | 4.000 | 8.200 |
|  | B/ (51) (32) (D) | When executed |  | 4.000 | 14.000 | 4.000 | 14.000 | 4.000 | 14.000 | 4.200 | 12.400 |
|  | $E+(5)$ | Single precision | (S) $=0$, (D) $=0$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  |  |  | (S) $=2^{127}$, (D) $=2^{127}$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  | $\mathrm{E}+$ (51) (32) (D) | Single precision | (S1) $=0$, (32) $=0$ |  | 0.540 |  | 0.380 |  | 0.300 |  | 0.220 |
|  |  |  | (S1) $=2^{127}$, (S2) $=2^{127}$ |  | 0.540 |  | 0.380 |  | 0.300 |  | 0.220 |
|  | E- (S) (D) | Single precision | (S) $=0$, (D) $=0$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  |  |  | (S) $=2^{127}$, (D) $=2^{127}$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  | E- (S1) (S2) (D) | Single precision | (S1) $=0$, (52) $=0$ |  | 0.540 |  | 0.380 |  | 0.300 |  | 0.220 |
|  |  |  | (S1) $=2^{127}$, (S2) $=2^{127}$ |  | 0.540 |  | 0.380 |  | 0.300 |  | 0.220 |
|  | E * (51) (52) (D) | Single precision | (S1) $=0$, (52) $=0$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  |  |  | (S1) $=2^{127}$, (S2) $=2^{127}$ |  | 0.420 |  | 0.300 |  | 0.240 |  | 0.180 |
|  | E/ (51) (52) (D) | Single precision | (S1) $=2^{127}$, (52) $=2^{127}$ | 4.900 | 18.900 | 4.900 | 18.900 | 4.900 | 18.900 | 5.100 | 14.100 |
|  | INC | When executed |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | DINC | When executed |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | DEC | When executed |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | DDEC | When executed |  |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | BCD | When executed |  |  | 0.320 |  | 0.240 |  | 0.200 |  | 0.160 |
|  | DBCD | When executed |  |  | 0.400 |  | 0.320 |  | 0.280 |  | 0.240 |
|  | BIN | When executed |  |  | 0.260 |  | 0.180 |  | 0.140 |  | 0.100 |
|  | DBIN | When executed |  |  | 0.260 |  | 0.180 |  | 0.140 |  | 0.100 |
|  | FLT | Single precision | (S) $=0$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  |  |  | (S) $=7 \mathrm{FFF}_{\mathrm{H}}$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  | DFLT | Single precision | (S) $=0$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  |  |  | (S) $=7$ FFFFFFFF ${ }_{H}$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  | INT | Single precision | (S) $=0$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  |  |  | (S) $=32766.5$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  | DINT | Single precision | (S) $=0$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  |  |  | (S) $=1234567890.3$ |  | 0.300 |  | 0.220 |  | 0.180 |  | 0.140 |
|  | MOV |  | - |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | DMOV |  | - |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | EMOV |  | - |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | CML |  | - |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | DCML |  | - |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | BMOV | $\begin{gathered} \text { SM237 } \\ =O N \end{gathered}$ | $\mathrm{n}=1$ | 4.200 | 4.600 | 4.200 | 4.600 | 4.200 | 4.600 | 4.100 | 4.500 |
|  |  |  | $\mathrm{n}=96$ | 4.850 | 5.150 | 4.850 | 5.150 | 4.850 | 5.150 | 4.700 | 5.100 |
|  |  | $\begin{aligned} & \text { SM237 } \\ & =\text { OFF } \end{aligned}$ | $\mathrm{n}=1$ | 6.800 | 11.300 | 6.800 | 11.300 | 6.800 | 11.300 | 6.300 | 8.900 |
|  |  |  | $\mathrm{n}=96$ | 7.450 | 11.900 | 7.450 | 11.900 | 7.450 | 11.900 | 5.900 | 9.500 |
|  | FMOV | $\begin{gathered} \mathrm{SM}=237 \\ =\mathrm{ON} \end{gathered}$ | $\mathrm{n}=1$ | 4.100 | 4.600 | 4.100 | 4.600 | 4.100 | 4.600 | 4.100 | 4.600 |
|  |  |  | $\mathrm{n}=96$ | 4.800 | 5.200 | 4.800 | 5.200 | 4.800 | 5.200 | 4.800 | 5.200 |
|  |  | $\begin{aligned} & \text { SM237 } \\ & =\text { OFF } \end{aligned}$ | $\mathrm{n}=1$ | 4.600 | 8.250 | 4.600 | 8.250 | 4.600 | 8.250 | 4.600 | 7.900 |
|  |  |  | $\mathrm{n}=96$ | 6.150 | 10.600 | 6.150 | 10.600 | 6.150 | 10.600 | 5.300 | 8.500 |
|  | XCH | - |  | 2.250 | 8.100 | 2.250 | 8.100 | 2.250 | 8.100 | 2.500 | 6.000 |
|  | DXCH | - |  | 2.400 | 8.200 | 2.400 | 8.200 | 2.400 | 8.200 | 2.800 | 7.900 |
|  | DFMOV | $\begin{gathered} \begin{array}{c} \text { SM237 } \\ =O N \end{array} \\ \hline \text { SM237 } \\ =O F F \end{gathered}$ | $\mathrm{n}=1$ | 2.700 | 2.800 | 2.700 | 2.800 | 2.700 | 2.800 | 2.350 | 2.450 |
|  |  |  | $\mathrm{n}=96$ | 6.500 | 6.800 | 6.500 | 6.800 | 6.500 | 6.800 | 5.950 | 6.000 |
|  |  |  | $\mathrm{n}=1$ | 4.000 | 8.150 | 4.000 | 8.150 | 4.000 | 8.150 | 3.000 | 6.950 |
|  |  |  | $\mathrm{n}=96$ | 8.000 | 12.200 | 8.000 | 12.200 | 8.000 | 12.200 | 6.600 | 10.600 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | CJ | - | 3.500 | 10.100 | 3.500 | 10.100 | 3.500 | 10.100 | 1.900 | 10.100 |
|  | SCJ | - | 3.500 | 10.100 | 3.500 | 10.100 | 3.500 | 10.100 | 1.900 | 10.100 |
|  | JMP | - | 3.500 | 10.100 | 3.500 | 10.100 | 3.500 | 10.100 | 1.900 | 10.100 |
| Application instruction | WAND (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | WAND (51) S2 (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | DAND (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | DAND (S1) (32) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | WOR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | WOR (S1) (52) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | DOR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | DOR (S1) (S2) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | WXOR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | WXOR (51) (32) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | DXOR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | DXOR (S1) (32) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | WXNR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | WXNR (S1) (S2) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | DXNR (S) (D) | When executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | DXNR (51) (52) (D) | When executed |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | ROR (D) | $\mathrm{n}=1$ | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.300 | 7.800 |
|  | ROR (D) n | $\mathrm{n}=15$ | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.400 | 7.800 |
|  |  | $\mathrm{n}=1$ | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.300 | 3.900 |
|  | RCR (D) n | $\mathrm{n}=15$ | 2.250 | 10.800 | 2.250 | 10.800 | 2.250 | 10.800 | 2.400 | 4.100 |
|  |  | $\mathrm{n}=1$ | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 4.600 |
|  | ROL (D) n | $\mathrm{n}=15$ | 2.250 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.400 | 4.600 |
|  |  | $\mathrm{n}=1$ | 2.250 | 11.500 | 2.300 | 11.500 | 2.300 | 11.500 | 2.400 | 7.500 |
|  | RCL (D) n | $\mathrm{n}=15$ | 2.250 | 11.500 | 2.300 | 11.500 | 2.300 | 11.500 | 2.500 | 7.500 |
|  | DROR ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.350 | 11.500 | 2.350 | 11.500 | 2.350 | 11.500 | 2.400 | 10.300 |
|  | DROR (D) n | $\mathrm{n}=31$ | 2.350 | 11.500 | 2.350 | 11.500 | 2.350 | 11.500 | 2.500 | 10.300 |
|  | DRCR ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 12.700 |
|  | DRCR (b) n | $\mathrm{n}=31$ | 2.350 | 14.900 | 2.350 | 14.900 | 2.350 | 14.900 | 2.500 | 12.700 |
|  | (1) | $\mathrm{n}=1$ | 2.350 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 11.800 |
|  | DROL ${ }^{\text {n }}$ | $\mathrm{n}=31$ | 2.350 | 10.800 | 2.350 | 10.800 | 2.350 | 10.800 | 2.500 | 11.800 |
|  |  | $\mathrm{n}=1$ | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 5.100 |
|  | DRCL ( n | $\mathrm{n}=31$ | 2.350 | 13.300 | 2.350 | 13.300 | 2.350 | 13.300 | 2.500 | 5.100 |
|  | SFR ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.350 | 9.900 | 2.350 | 9.900 | 2.350 | 9.900 | 2.400 | 6.100 |
|  | SFR (D) n | $\mathrm{n}=15$ | 2.350 | 9.900 | 2.350 | 9.900 | 2.350 | 9.900 | 2.300 | 5.700 |
|  | SFL ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.350 | 9.850 | 2.350 | 9.850 | 2.350 | 9.850 | 2.400 | 4.300 |
|  | SFL (D) n | $\mathrm{n}=15$ | 2.350 | 9.850 | 2.350 | 9.850 | 2.350 | 9.850 | 2.400 | 4.300 |
|  | DSFR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 3.250 | 15.500 | 3.250 | 15.500 | 3.250 | 15.500 | 3.300 | 12.000 |
|  | DSFR ( n | $\mathrm{n}=96$ | 32.600 | 45.000 | 32.600 | 45.000 | 32.600 | 45.000 | 32.600 | 42.200 |
|  | DSFL (D) | $\mathrm{n}=1$ | 3.200 | 15.500 | 3.200 | 15.500 | 3.200 | 15.500 | 3.300 | 8.200 |
|  | DSFL (D) n | $\mathrm{n}=96$ | 32.600 | 45.100 | 32.600 | 45.100 | 32.600 | 45.100 | 32.600 | 37.700 |
|  | SUM | (S) $=0$ | 3.100 | 8.950 | 3.100 | 8.950 | 3.100 | 8.950 | 3.400 | 6.700 |
|  | SUM | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 3.000 | 8.850 | 3.000 | 8.850 | 3.000 | 8.850 | 3.500 | 6.700 |
|  | SEG | When executed | 2.100 | 7.700 | 2.100 | 7.700 | 2.100 | 7.700 | 2.100 | 5.900 |
|  | FOR | - | 1.500 | 7.500 | 1.500 | 7.500 | 1.500 | 7.500 | 1.200 | 6.300 |
|  | CALL Pn | Internal file pointer | 4.800 | 5.400 | 4.800 | 5.400 | 4.800 | 5.400 | 2.700 | 4.800 |
|  | CALL Pn | Common pointer | 7.100 | 30.500 | 7.100 | 30.500 | 7.100 | 30.500 | 4.400 | 5.700 |
|  | CALL Pn S 51 to (55) | - | 50.200 | 62.000 | 50.200 | 62.000 | 50.200 | 62.000 | 28.700 | 42.600 |

For the instructions for which a leading edge instruction ( $\square \mathrm{P}$ ) is not described, the processing time is the same as an execution instruction.

Example MOVP instruction, WANDP instruction etc.
(b) When using Q03UD(E)HCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU, and Q100UDEHCPU


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | $\begin{gathered} \text { Q04/Q06UD(E)H } \\ \text { CPU } \end{gathered}$ |  | $\begin{gathered} \hline \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  | Q50/Q100UDEH CPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | OR> | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LD<= | In conductive status |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |  |  |  |
|  | AND<= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | OR<= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LD< | In conductive status |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | In non | n-conductive status |  |  |  |  |  |  |  |  |
|  | AND< | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | $\mathrm{OR}<$ | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LD>= | In conductive status |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |  |  |  |
|  | AND>= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When | In conductive status |  |  |  |  |  |  |  |  |
|  |  | executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  | OR>= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LDD= | In conductive status |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |  |  |  |
|  | ANDD= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When | In conductive status |  |  |  |  |  |  |  |  |
|  |  | executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  | ORD= | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When | In conductive status |  |  |  |  |  |  |  |  |
|  |  | executed | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LDD<> | In conductive status |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |  |  |  |
|  | ANDD<> | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | ORD<> | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When  <br> executed In conductive status <br>  In non-conductive status |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |
|  | LDD> | In conductive status |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |  |  |  |
|  | ANDD> | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | ORD> | When not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |  |  |  |
|  | LDD<= | In conductive status |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |  |  |  |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03UD(E)CPU |  | $\begin{gathered} \text { Q04/Q06UD(E)H } \\ \text { CPU } \end{gathered}$ |  | $\begin{aligned} & \hline \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100UDEH CPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | E * (51) (32) (D) | Single precision | (31) $=0$, (32) $=0$ |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
|  |  |  | (S1) $=2^{127}$, (S2) $=2^{127}$ |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
|  | E/ (51) (32) (D) | Single precision | (S1) $=2^{127}$, (52) $=2^{127}$ | 4.500 | 5.600 | 3.900 | 4.900 |  | 0.285 |  | 0.285 |
|  | INC | When executed |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | DINC | When executed |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | DEC | When executed |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | DDEC | When executed |  |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | BCD | When executed |  |  | 0.120 |  | 0.057 |  | 0.057 |  | 0.057 |
|  | DBCD | When executed |  |  | 0.200 |  | 0.095 |  | 0.095 |  | 0.095 |
|  | BIN | When executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | DBIN | When executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | FLT | Single precision | (S) $=0$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  |  |  | (S) $=7 \mathrm{FFF}_{\mathrm{H}}$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  | DFLT | Single precision | (S) $=0$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  |  |  | (S) $=7 \mathrm{FFFFFFF} \mathrm{H}_{\mathrm{H}}$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  | INT | Single precision | (S) $=0$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  |  |  | (S) $=32766.5$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  | DINT | Single precision | (S) $=0$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  |  |  | (S) $=1234567890.3$ |  | 0.100 |  | 0.0475 |  | 0.0475 |  | 0.0475 |
|  | MOV |  | - |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | DMOV |  | - |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | EMOV |  | - |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | CML |  | - |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | DCML |  | - |  | 0.040 |  | 0.019 |  | 0.019 |  | 0.019 |
|  | BMOV | $\mathrm{n}=1$ |  | 6.300 | 8.200 | 5.400 | 7.000 | 5.400 | 7.000 | 5.400 | 7.000 |
|  |  |  | SM237=OFF*1 | 8.200 | 10.600 | 3.900 | 5.100 | 3.900 | 5.100 | 3.900 | 5.100 |
|  |  |  | SM237 $=\mathrm{ON}^{* 1}$ | 6.000 | 7.800 | 2.900 | 3.700 | 2.900 | 3.700 | 2.900 | 3.700 |
|  |  | $\mathrm{n}=96$ |  | 7.100 | 8.800 | 5.900 | 7.600 | 5.900 | 7.600 | 5.900 | 7.600 |
|  |  |  | SM237=OFF*1 | 9.300 | 11.900 | 4.400 | 5.700 | 4.400 | 5.700 | 4.400 | 5.700 |
|  |  |  | SM237 $=\mathrm{ON}^{* 1}$ | 7.100 | 9.100 | 3.400 | 4.300 | 3.400 | 4.300 | 3.400 | 4.300 |
|  | FMOV |  |  | 5.300 | 5.900 | 4.200 | 4.800 | 4.200 | 4.800 | 4.200 | 4.800 |
|  |  | $\mathrm{n}=1$ | SM237=OFF*1 | 7.000 | 8.000 | 3.400 | 3.800 | 3.400 | 3.800 | 3.400 | 3.800 |
|  |  |  | $\mathrm{SM} 237=\mathrm{ON}^{* 1}$ | 5.900 | 6.800 | 2.800 | 3.200 | 2.800 | 3.200 | 2.800 | 3.200 |
|  |  | $\mathrm{n}=96$ |  | 5.300 | 7.600 | 4.400 | 6.800 | 4.400 | 6.800 | 4.400 | 6.800 |
|  |  |  | SM237=OFF*1 | 7.400 | 12.200 | 3.600 | 5.800 | 3.600 | 5.800 | 3.600 | 5.800 |
|  |  |  | SM237=ON*1 | 6.300 | 11.000 | 3.000 | 5.200 | 3.000 | 5.200 | 3.000 | 5.200 |
|  | XCH |  | - | 2.500 | 2.900 | 1.800 | 2.300 | 1.800 | 2.300 | 1.800 | 2.300 |
|  | DXCH |  | - | 2.800 | 3.700 | 2.100 | 2.900 | 2.100 | 2.900 | 2.100 | 2.900 |
|  | DFMOV ${ }^{*}$ | $\mathrm{n}=1$ | SM237=OFF | 2.600 | 3.750 | 2.250 | 3.150 | 2.250 | 3.150 | 2.250 | 3.150 |
|  |  |  | SM237=ON | 2.050 | 2.250 | 1.750 | 1.750 | 1.750 | 1.750 | 1.750 | 1.750 |
|  |  | $\mathrm{n}=96$ | SM237=OFF | 5.850 | 7.350 | 4.200 | 5.500 | 4.200 | 5.500 | 5.380 | 7.440 |
|  |  |  | SM237=ON | 5.300 | 6.000 | 3.650 | 4.150 | 3.650 | 4.150 | 4.700 | 5.500 |
|  | CJ |  | - | 1.800 | 2.800 | 1.400 | 2.400 | 1.400 | 2.400 | 1.400 | 2.400 |
|  | SCJ |  | - | 1.800 | 2.800 | 1.400 | 2.400 | 1.400 | 2.400 | 1.400 | 2.400 |
|  | JMP |  | - | 1.800 | 2.800 | 1.100 | 2.400 | 1.100 | 2.400 | 1.100 | 2.400 |

*1: Can be used only for the Q03UDCPU, Q04UDHCPU and Q06UDHCPU whose first 5 digits of serial number is "10012" or later.
*2: Can be used only for the Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q13UD(E)HCPU and Q26UD(E)HCPU whose first 5 digits of serial number is "10012" or later.

| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03UD(E)CPU |  | $\begin{gathered} \text { Q04/Q06UD(E)H } \\ \text { CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  | Q50/Q100UDEH CPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | WAND (S) (D) | When executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | WAND (51) (32) (D) | When executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | DAND (S) (D) | When executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | DAND (S1) (52) (D) | When executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | WOR (S) (D) | When executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | WOR (S1) (32) (D) | When executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | DOR (S) (D) | When executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | DOR (S1) (S2) (D) | When executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | WXOR (S) (D) | When executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | WXOR (51) S2 (D) | When executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | DXOR (S) | When executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | DXOR (S1) (S2) (D) | When executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | WXNR (S) (D) | When executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | WXNR (51) (32) (D) | When executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | DXNR (S) (D) | When executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | DXNR (S1) (S2) (D) | When executed |  | 0.080 |  | 0.038 |  | 0.038 |  | 0.038 |
|  | ROR (D) $n$ | $\mathrm{n}=1$ | 2.300 | 3.100 | 1.700 | 2.500 | 1.700 | 2.500 | 1.700 | 2.500 |
|  | ROR (D) n | $\mathrm{n}=15$ | 2.400 | 3.100 | 1.800 | 2.500 | 1.800 | 2.500 | 1.800 | 2.500 |
|  |  | $\mathrm{n}=1$ | 2.300 | 3.900 | 1.700 | 3.200 | 1.700 | 3.200 | 1.700 | 3.200 |
|  | RCR (D) n | $\mathrm{n}=15$ | 2.400 | 4.100 | 1.700 | 3.200 | 1.700 | 3.200 | 1.700 | 3.200 |
|  |  | $\mathrm{n}=1$ | 2.400 | 3.300 | 1.800 | 3.200 | 1.800 | 3.200 | 1.800 | 3.200 |
|  | ROL (D) n | $\mathrm{n}=15$ | 2.400 | 3.300 | 1.800 | 3.200 | 1.800 | 3.200 | 1.800 | 3.200 |
|  |  | $\mathrm{n}=1$ | 2.400 | 2.700 | 1.800 | 2.100 | 1.800 | 2.100 | 1.800 | 2.100 |
|  | RCL (D) n | $\mathrm{n}=15$ | 2.400 | 2.800 | 1.800 | 2.200 | 1.800 | 2.200 | 1.800 | 2.200 |
|  | DROR ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.400 | 3.400 | 1.900 | 2.700 | 1.900 | 2.700 | 1.900 | 2.700 |
|  | DROR ( n | $\mathrm{n}=31$ | 2.500 | 3.400 | 1.900 | 2.700 | 1.900 | 2.700 | 1.900 | 2.700 |
|  | DRCR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.500 | 4.800 | 1.900 | 4.200 | 1.900 | 4.200 | 1.900 | 4.200 |
|  | DRCR ( n | $\mathrm{n}=31$ | 2.500 | 4.900 | 1.900 | 4.200 | 1.900 | 4.200 | 1.900 | 4.200 |
|  |  | $\mathrm{n}=1$ | 2.500 | 3.900 | 1.800 | 3.200 | 1.800 | 3.200 | 1.800 | 3.200 |
|  |  | $\mathrm{n}=31$ | 2.500 | 3.900 | 1.800 | 3.300 | 1.800 | 3.300 | 1.800 | 3.300 |
|  | DRCL ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.500 | 4.800 | 1.900 | 3.800 | 1.900 | 3.800 | 1.900 | 3.800 |
|  | DRCL (b) n | $\mathrm{n}=31$ | 2.500 | 4.600 | 1.900 | 3.800 | 1.900 | 3.800 | 1.900 | 3.800 |
|  |  | $\mathrm{n}=1$ | 2.400 | 3.900 | 1.700 | 2.600 | 1.700 | 2.600 | 1.700 | 2.600 |
|  | SFR (D) n | $\mathrm{n}=15$ | 2.300 | 3.900 | 1.800 | 2.600 | 1.800 | 2.600 | 1.800 | 2.600 |
|  | SFL ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.400 | 4.300 | 1.800 | 2.700 | 1.800 | 2.700 | 1.800 | 2.700 |
|  | SFL (b) n | $\mathrm{n}=15$ | 2.400 | 4.300 | 1.800 | 2.700 | 1.800 | 2.700 | 1.800 | 2.700 |
|  | DSFR ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 2.700 | 4.800 | 2.200 | 4.300 | 2.200 | 4.300 | 2.200 | 4.300 |
|  | DSFR ${ }^{\text {n }}$ | $\mathrm{n}=96$ | 32.600 | 35.900 | 23.900 | 26.100 | 23.900 | 26.100 | 23.900 | 26.100 |
|  | DSFL (D) | $\mathrm{n}=1$ | 2.700 | 4.600 | 2.100 | 4.000 | 2.100 | 4.000 | 2.100 | 4.000 |
|  | DSFL ( ) n | $\mathrm{n}=96$ | 32.600 | 35.300 | 23.700 | 25.800 | 23.700 | 25.800 | 23.700 | 25.800 |
|  | SUM | (S) $=0$ | 3.400 | 4.300 | 2.900 | 3.600 | 2.900 | 3.600 | 2.900 | 3.600 |
|  | SUM | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 3.500 | 4.200 | 2.900 | 3.600 | 2.900 | 3.600 | 2.900 | 3.600 |
|  | SEG | When executed | 2.100 | 2.800 | 1.500 | 2.100 | 1.500 | 2.100 | 1.500 | 2.100 |
|  | FOR | - | 1.200 | 2.400 | 0.870 | 2.100 | 0.870 | 2.100 | 0.870 | 2.100 |
|  | CALI Pn | Internal file pointer | 2.600 | 4.000 | 2.300 | 3.600 | 2.300 | 3.600 | 2.300 | 3.600 |
|  | CALL Pn | Common pointer | 4.000 | 5.300 | 3.200 | 4.900 | 3.200 | 4.900 | 3.200 | 4.900 |
|  | CALL Pn S1) to (55) | - | 28.700 | 33.400 | 26.100 | 29.300 | 26.100 | 29.300 | 26.100 | 29.300 |

For the instructions for which a leading edge instruction $(\square P)$ is not described, the processing time is the same as an ON execution instruction.

Example MOVP instruction, WANDP instruction etc.
(2) Table of the time to be added when file register, extended data register, extended link register, and module access device are used
(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

| Device name |  | Data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJCPU |  | Q00UCPU | Q01UCPU | Q02UCPU |
| File register(R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Destination |  | 0.220 | 0.220 | 0.220 | 0.220 |
|  |  | Word | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Double word | Source | 0.200 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.200 | 0.200 | 0.200 | 0.200 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.420 |
|  |  | Word | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.440 |
|  |  |  | Destination | - | - | - | 0.380 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.320 |
|  |  | Word | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Double word | Source | - | - | - | 0.320 |
|  |  |  | Destination | - | - | - | 0.300 |
| File register (ZR)/ <br> Extended data register (D)/ Extended link register (W) | When standard RAM is used | Bit | Source | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  |  | Destination | 0.280 | 0.320 | 0.300 | 0.280 |
|  |  | Word | Source | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  |  | Destination | 0.220 | 0.180 | 0.160 | 0.140 |
|  |  | Double word | Source | 0.320 | 0.280 | 0.260 | 0.240 |
|  |  |  | Destination | 0.320 | 0.280 | 0.260 | 0.240 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | - | - | - | 0.260 |
|  |  |  | Destination | - | - | - | 0.480 |
|  |  | Word | Source | - | - | - | 0.260 |
|  |  |  | Destination | - | - | - | 0.220 |
|  |  | Double word | Source | - | - | - | 0.480 |
|  |  |  | Destination | - | - | - | 0.420 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | - | - | - | 0.200 |
|  |  |  | Destination | - | - | - | 0.380 |
|  |  | Word | Source | - | - | - | 0.200 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.360 |
|  |  |  | Destination | - | - | - | 0.340 |
| Module access device (Multiple CPU high speed transmission area) (U3EnlG10000) |  | Bit | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |
|  |  | Word | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |
|  |  | Double word | Source | - | - | - | - |
|  |  | Destination | - | - | - | - |

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UDE(H)CPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

| Device name |  | Data | Device Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Q03UD(E) } \\ \text { CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06UD(E)H } \\ \text { CPU } \end{gathered}$ | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ | Q50/Q100UDEH CPU |
| File register(R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 | 0.048 | 0.048 |
|  |  | Destination |  | 0.100 | 0.038 | 0.038 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 | 0.048 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 | 0.038 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 | 0.095 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 | 0.086 | 0.086 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | 0.220 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  | Word | Source | 0.220 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  | Double word | Source | 0.440 | 0.399 | 0.399 | 0.399 |
|  |  |  | Destination | 0.380 | 0.361 | 0.361 | 0.361 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | 0.160 | 0.152 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 | 0.133 |
|  |  | Word | Source | 0.160 | 0.152 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 | 0.133 |
|  |  | Double word | Source | 0.320 | 0.304 | 0.304 | 0.304 |
|  |  |  | Destination | 0.300 | 0.295 | 0.295 | 0.295 |
| File register (ZR)/ <br> Extended data register (D)/ Extended link register (W) | When standard RAM is used | Bit | Source | 0.120 | 0.057 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 | 0.048 |
|  |  | Word | Source | 0.120 | 0.057 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 | 0.048 |
|  |  | Double word | Source | 0.220 | 0.105 | 0.105 | 0.105 |
|  |  |  | Destination | 0.220 | 0.095 | 0.095 | 0.095 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | 0.240 | 0.209 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 | 0.171 |
|  |  | Word | Source | 0.240 | 0.209 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 | 0.171 |
|  |  | Double word | Source | 0.460 | 0.409 | 0.409 | 0.409 |
|  |  |  | Destination | 0.400 | 0.371 | 0.371 | 0.371 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 | 0.143 |
|  |  | Word | Source | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 | 0.143 |
|  |  | Double word | Source | 0.340 | 0.314 | 0.314 | 0.314 |
|  |  |  | Destination | 0.320 | 0.304 | 0.304 | 0.304 |
| Module access device (Multiple CPU high speed transmission area) (U3EnlG10000) |  | Bit | Source | 0.220 | 0.181 | 0.181 | 0.181 |
|  |  | Destination | 0.140 | 0.105 | 0.105 | 0.105 |
|  |  | Word | Source | 0.220 | 0.181 | 0.181 | 0.181 |
|  |  | Destination | 0.140 | 0.105 | 0.105 | 0.105 |
|  |  | Double word | Source | 0.500 | 0.437 | 0.437 | 0.437 |
|  |  | Destination | 0.340 | 0.285 | 0.285 | 0.285 |

(3) Table of the time to be added when F/T(ST)/C device is used in OUT/SET/RST instruction
(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

| Instruction name | Device name | Condition |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU | Q00UCPU | Q01UCPU | Q02UCPU |
| OUT | F | When not executed |  | 2.900 | 2.900 | 2.900 | 2.100 |
|  |  | When executed | When displayed | 116.000 | 116.000 | 116.000 | 68.800 |
|  |  |  | Display completed | 116.000 | 116.000 | 116.000 | 61.600 |
|  | T(ST), C | When not executed |  | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  | When executed | After time up | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  |  | When added | 0.360 | 0.240 | 0.180 | 0.120 |
| SET | F | When not executed |  | 0.120 | 0.080 | 0.006 | 0.004 |
|  |  | When executed | When displayed | 116.000 | 116.000 | 116.000 | 68.600 |
|  |  |  | Display completed | 116.000 | 116.000 | 116.000 | 65.700 |
| RST | F | When not executed |  | 0.120 | 0.080 | 0.006 | 0.004 |
|  |  | When executed | When displayed | 55.800 | 55.800 | 55.800 | 26.500 |
|  |  |  | Display completed | 29.200 | 29.200 | 29.200 | 21.600 |
|  | T(ST), C | When not executed |  | 0.360 | 0.240 | 0.180 | 0.120 |
|  |  | When executed |  | 0.360 | 0.240 | 0.180 | 0.120 |

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

| Instruction name | Device name | Condition |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03UD(E) } \\ \text { CPU } \end{gathered}$ | $\begin{gathered} \text { Q04/Q06UD(E)H } \\ \text { CPU } \end{gathered}$ | Q10/Q13/Q20/ Q26UD(E)HCPU | Q50/Q100UDEH CPU |
| OUT | F | When not executed |  | 1.940 | 1.570 | 1.570 | 1.570 |
|  |  | When executed | When displayed | 39.930 | 38.090 | 38.090 | 38.090 |
|  |  |  | Display completed | 39.750 | 37.980 | 37.980 | 37.980 |
|  | T(ST), C | When not executed |  | 0.060 | 0.030 | 0.030 | 0.030 |
|  |  | When executed | After time up | 0.060 | 0.030 | 0.030 | 0.030 |
| SET | F | When not executed |  | 0.000 | 0.000 | 0.000 | 0.000 |
|  |  | When executed | When displayed | 42.900 | 40.600 | 40.600 | 40.600 |
|  |  |  | Display completed | 39.270 | 37.900 | 37.900 | 37.900 |
| RST | F | When not executed |  | 0.000 | 0.000 | 0.000 | 0.000 |
|  |  | When executed | When displayed | 45.260 | 36.600 | 36.600 | 36.600 |
|  |  |  | Display completed | 19.020 | 16.190 | 16.190 | 16.190 |
|  | T(ST), C | When not executed |  | 0.060 | 0.030 | 0.030 | 0.030 |
|  |  | When executed |  | 0.060 | 0.030 | 0.030 | 0.030 |

## Appendix 1.4.2

The following table shows the processing time of instructions other than subset instructions.

## Point ${ }^{\rho}$

- The processing time shown in "(1) Table of the processing time of instructions other than subset instructions" applies when the device used in an instruction does not meet the device condition for subset processing (For device condition that does not trigger subset processing, refer to Page 102, Section 3.5.1).
For instructions not shown in the following table, refer to "(1) Subset instruction processing time table" in Page 746, Appendix 1.4.1(1).
- When using a file resister (R, ZR), extended data register (D), extended link register (W), module access device (Un\G $\square$ and U3En\G0 to G4095), and link direct device (Jn\ $\square$ ), add the processing time shown in (2) to that of the instruction.
- Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.
(1) Table of the processing time of instructions other than subset instructions
(a) When using Q00UJCPU, Q00UCPU, Q01UCPU and Q02UCPU

| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Sequence instruction | ANB <br> ORB <br> MPS <br> MRD <br> MPP | - |  | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |
|  | INV | When not executed <br> When executed | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | $\begin{aligned} & \hline \text { MEP } \\ & \mathrm{MEF} \end{aligned}$ | When not executed | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | EGP | When not executed | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |
|  | EGF | When executed |  |  |  |  |  |  |  |  |
|  | PLS | - | 1.800 | 1.900 | 1.800 | 1.900 | 1.800 | 1.900 | 1.300 | 1.600 |
|  | PLF | - | 1.800 | 1.900 | 1.800 | 1.900 | 1.800 | 1.900 | 1.600 | 1.700 |
|  | FF | When not executed |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  |  | When executed | 1.700 | 1.800 | 1.700 | 1.800 | 1.700 | 1.800 | 1.200 | 1.500 |
|  | DELTA | When not executed |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  |  | When executed | 4.000 | 14.700 | 4.000 | 14.700 | 4.000 | 14.700 | 2.800 | 3.600 |
|  | SFT | When not executed |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.800 |
|  |  | When executed | 1.800 | 12.600 | 1.800 | 12.600 | 1.800 | 12.600 | 1.600 | 6.600 |
|  | MC | - |  | 0.240 |  | 0.160 |  | 0.120 |  | 0.080 |
|  | MCR | - |  | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |
|  | $\begin{aligned} & \text { FEND } \\ & \text { END } \end{aligned}$ | Error check performed | 250.000 | 250.000 | 250.000 | 250.000 | 250.000 | 250.000 | 175.000 | 252.000 |
|  |  | No error check performed | 250.000 | 250.000 | 250.000 | 250.000 | 250.000 | 250.000 | 175.000 | 221.000 |
|  | NOP <br> NOPLF <br> PAGE | - | 0.120 |  | 0.080 |  | 0.060 |  | 0.040 |  |


| Category | Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | LDE= | Single precision | In conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 10.100 |
|  |  |  | In non-conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 10.100 |
|  | ANDE= | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When | In conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 12.500 |
|  |  |  | executed | In non-conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 11.900 |
|  | ORE= | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 10.800 |
|  |  |  |  | In non-conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.500 | 9.800 |
|  | LDE<> | Single precision | In conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 7.700 |
|  |  |  | In non-conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.600 | 8.200 |
|  | ANDE< > | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When <br> executed | In conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.300 | 14.200 |
|  |  |  |  | In non-conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 14.200 |
|  | ORE< > | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 6.700 |
|  |  |  |  | In non-conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.400 | 6.600 |
|  | LDE> | Single precision | In conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 13.700 |
|  |  |  | In non-conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.600 | 13.700 |
|  | ANDE> | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When <br> executed <br>  | In conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.300 | 8.100 |
|  |  |  |  | In non-conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 8.100 |
|  | ORE> | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When <br> executed | In conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 8.500 |
|  |  |  |  | In non-conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.400 | 8.100 |
|  | LDE<= | Single precision | In conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 11.100 |
|  |  |  | In non-conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 9.600 |
|  | ANDE<= | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.100 | 7.800 |
|  |  |  |  | In non-conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 8.200 |
|  | ORE<= | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | Whenexecuted | In conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.500 | 10.300 |
|  |  |  |  | In non-conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.400 | 9.800 |
|  | LDE< | Single precision | In conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 11.500 |
|  |  |  | In non-conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 10.900 |
|  | ANDE< | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When <br> executed | In conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.300 | 9.200 |
|  |  |  |  | In non-conductive status | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 9.400 |
|  | ORE< | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When <br> executed | In conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 10.400 |
|  |  |  |  | In non-conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.400 | 9.800 |
|  | LDE>= | Single precision | In conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 12.200 |
|  |  |  | In non-conductive status |  | 4.400 | 20.900 | 4.400 | 20.900 | 4.400 | 20.900 | 4.700 | 11.800 |
|  | ANDE>= | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | $0.120$ |  |
|  |  |  | When In conductive status <br> executed In non-conductive status |  | 4.200 | 19.600 |  |  | 4.200 | 19.600 | 4.100 | 6.700 |
|  |  |  |  |  | 4.200 | 19.600 | 4.200 | 19.600 | 4.200 | 19.600 | 4.400 | 7.000 |
|  | ORE>= | Single precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.600 | 14.000 |
|  |  |  |  | In non-conductive status | 4.200 | 17.400 | 4.200 | 17.400 | 4.200 | 17.400 | 4.500 | 14.300 |
|  | LDED= | Double precision | In conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 21.000 |
|  |  |  | In non-conductive status |  | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 21.900 |
|  | ANDED= | Double precision | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  |  | When executed | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 3.800 | 17.800 |
|  |  |  |  | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 18.100 |


| Category | Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | ORED= | Double precision | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  |  | When | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.100 | 23.800 |
|  |  |  | executed | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.900 | 25.500 |
|  |  | Double |  | conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 23.500 |
|  |  | precision | In no | n-conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 22.600 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ANDED<> |  | When | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 18.800 |
|  |  |  | executed | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 18.700 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ORED<> |  | When | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.200 |
|  |  |  | executed | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.100 | 23.400 |
|  |  | Double |  | conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 25.100 |
|  |  | precision | In no | n-conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 23.400 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ANDED> |  | When | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.500 |
|  |  |  | executed | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ORED> |  | When | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 24.200 |
|  |  |  | executed | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.900 | 25.800 |
|  |  | Double |  | conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 22.500 |
|  |  | precision | In no | n-conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 13.500 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ANDED<= |  | When | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.600 |
|  |  |  | executed | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ORED<= |  | When | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 26.300 |
|  |  |  | executed | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.200 |
|  | ED< | Double |  | conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 5.100 | 25.000 |
|  | LDED< | precision | In no | n-conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 24.100 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ANDED< | precision | When | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.000 | 19.400 |
|  |  |  | executed | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.700 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ORED< | precision | When | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
|  |  |  | executed | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
|  |  | Double |  | conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.200 | 13.100 |
|  |  | precision | In no | n-conductive status | 4.700 | 37.400 | 4.700 | 37.400 | 4.700 | 37.400 | 4.300 | 13.100 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ANDED>= |  | When | In conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 3.900 | 19.500 |
|  |  |  | executed | In non-conductive status | 4.500 | 34.700 | 4.500 | 34.700 | 4.500 | 34.700 | 4.100 | 19.800 |
|  |  |  |  | hen not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | ORED>= |  | When | In conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 5.000 | 25.100 |
|  |  |  | executed | In non-conductive status | 4.700 | 33.200 | 4.700 | 33.200 | 4.700 | 33.200 | 4.200 | 18.500 |
|  |  |  | In condu | ctive status | 8.300 | 38.500 | 8.300 | 38.500 | 8.300 | 38.500 | 5.500 | 14.900 |
|  | LD\$ $=$ |  | In non-con | ductive status | 8.300 | 38.500 | 8.300 | 38.500 | 8.300 | 38.500 | 5.500 | 15.600 |
|  |  |  | When n | ot executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | AND\$= | When | ecuted | In conductive status | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 5.200 | 13.800 |
|  |  | When ex | executed | In non-conductive status | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 5.300 | 14.500 |
|  |  |  | When n | ot executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  | OR\$= | When | executed | In conductive status | 7.500 | 36.600 | 7.500 | 36.600 | 7.500 | 36.600 | 5.500 | 14.900 |
|  |  | When | ecuted | In non-conductive status | 7.500 | 36.600 | 7.500 | 36.600 | 7.500 | 36.600 | 5.300 | 14.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | LD\$< > | In conductive status |  | 8.300 | 39.300 | 8.300 | 39.300 | 8.300 | 39.300 | 5.600 | 15.200 |
|  |  | In non-conductive status |  | 8.300 | 39.300 | 8.300 | 39.300 | 8.300 | 39.300 | 5.600 | 15.400 |
|  | AND\$<> | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.000 | 38.200 | 8.000 | 38.200 | 8.000 | 38.200 | 4.300 | 21.500 |
|  |  |  | In non-conductive status | 8.000 | 38.200 | 8.000 | 38.200 | 8.000 | 38.200 | 4.500 | 23.400 |
|  | OR\$<> | When not executed |  |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |
|  |  | When executed | In conductive status | 8.300 | 37.300 | 8.300 | 37.300 | 8.300 | 37.300 | 5.400 | 17.700 |
|  |  |  | In non-conductive status | 8.300 | 37.300 | 8.300 | 37.300 | 8.300 | 37.300 | 5.300 | 19.400 |
|  | LD\$> | In conductive status |  | 8.300 | 41.600 | 8.300 | 41.600 | 8.300 | 41.600 | 6.400 | 19.200 |
|  |  | In non-conductive status |  | 8.300 | 41.600 | 8.300 | 41.600 | 8.300 | 41.600 | 5.600 | 20.100 |
|  | AND\$> | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.000 | 38.100 | 8.000 | 38.100 | 8.000 | 38.100 | 4.500 | 15.400 |
|  |  |  | In non-conductive status | 8.000 | 38.100 | 8.000 | 38.100 | 8.000 | 38.100 | 4.600 | 15.300 |
|  | OR\$> | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.200 | 35.700 | 8.200 | 35.700 | 8.200 | 35.700 | 5.400 | 20.000 |
|  |  |  | In non-conductive status | 8.200 | 35.700 | 8.200 | 35.700 | 8.200 | 35.700 | 5.400 | 22.100 |
|  | LD\$<= | In conductive status |  | 8.300 | 39.200 | 8.300 | 39.200 | 8.300 | 39.200 | 5.800 | 12.800 |
|  |  | In non-conductive status |  | 8.300 | 39.200 | 8.300 | 39.200 | 8.300 | 39.200 | 6.300 | 13.900 |
|  | AND\$<= | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 7.100 | 36.500 | 7.100 | 36.500 | 7.100 | 36.500 | 6.000 | 16.000 |
|  |  |  | In non-conductive status | 7.100 | 36.500 | 7.100 | 36.500 | 7.100 | 36.500 | 6.100 | 16.200 |
|  | OR\$<= | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 7.400 | 35.600 | 7.400 | 35.600 | 7.400 | 35.600 | 4.700 | 14.600 |
|  |  |  | In non-conductive status | 7.400 | 35.600 | 7.400 | 35.600 | 7.400 | 35.600 | 4.600 | 14.400 |
|  | LD\$< | In conductive status |  | 7.400 | 40.000 | 7.400 | 40.000 | 7.400 | 40.000 | 4.800 | 17.000 |
|  |  | In non-conductive status |  | 7.400 | 40.000 | 7.400 | 40.000 | 7.400 | 40.000 | 5.500 | 18.000 |
|  | AND\$< | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.000 | 37.300 | 8.000 | 37.300 | 8.000 | 37.300 | 5.900 | 13.400 |
|  |  |  | In non-conductive status | 8.000 | 37.300 | 8.000 | 37.300 | 8.000 | 37.300 | 6.200 | 14.500 |
|  | OR\$< | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.300 | 35.600 | 8.300 | 35.600 | 8.300 | 35.600 | 6.200 | 18.700 |
|  |  |  | In non-conductive status | 8.300 | 35.600 | 8.300 | 35.600 | 8.300 | 35.600 | 5.400 | 19.700 |
|  | LD\$>= | In conductive status |  | 7.400 | 38.300 | 7.400 | 38.300 | 7.400 | 38.300 | 4.800 | 10.000 |
|  |  | In non-conductive status |  | 7.400 | 38.300 | 7.400 | 38.300 | 7.400 | 38.300 | 5.500 | 11.200 |
|  | AND\$>= | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 4.400 | 21.600 |
|  |  |  | In non-conductive status | 7.200 | 37.300 | 7.200 | 37.300 | 7.200 | 37.300 | 4.500 | 21.800 |
|  | OR\$>= | When not executed |  | 0.360 |  | 0.240 |  | 0.180 |  | 0.120 |  |
|  |  | When executed | In conductive status | 8.200 | 36.400 | 8.200 | 36.400 | 8.200 | 36.400 | 5.400 | 15.400 |
|  |  |  | In non-conductive status | 8.200 | 36.400 | 8.200 | 36.400 | 8.200 | 36.400 | 5.300 | 15.300 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | $\mathrm{BKCMP}=$ (S1) (52) (D) n |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.600 |
|  |  |  | $\mathrm{n}=96$ | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.500 |
|  | BKCMP<> (S1) (S2) (D) n |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  |  |  | $\mathrm{n}=96$ | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.500 |
|  | BKCMP> (S1) (52) (D) n |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 23.100 |
|  |  |  | $\mathrm{n}=96$ | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.400 |
|  | BKCMP<= (51) (32) (D) n |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  |  |  | $\mathrm{n}=96$ | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.400 |
|  | BKCMP< (51) (52) (D) n |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.300 | 23.000 |
|  |  |  | $\mathrm{n}=96$ | 66.600 | 87.500 | 66.600 | 87.500 | 66.600 | 87.500 | 59.500 | 74.500 |
|  | BKCMP>= (S1) (52) (D) n |  | $\mathrm{n}=1$ | 15.300 | 36.100 | 15.300 | 36.100 | 15.300 | 36.100 | 8.200 | 22.500 |
|  |  |  | $\mathrm{n}=96$ | 64.500 | 85.500 | 64.500 | 85.500 | 64.500 | 85.500 | 57.400 | 72.400 |
|  | DBKCMP = (51) (32) (D) n |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 64.900 | 85.700 | 64.900 | 85.700 | 64.900 | 85.700 | 60.700 | 78.400 |
|  | DBKCMP<> (S1) (S2) (D) n |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.350 | 28.900 |
|  |  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.500 | 80.300 |
|  | DBKCMP> (51) (52) (D) n |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.600 | 80.300 |
|  | DBKCMP<= (51) (S2) (D) n |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.350 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 64.800 | 85.700 | 64.800 | 85.700 | 64.800 | 85.700 | 60.800 | 78.400 |
|  | DBKCMP< (51) (32) (D) n |  | $\mathrm{n}=1$ | 15.800 | 36.300 | 15.800 | 36.300 | 15.800 | 36.300 | 9.350 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 67.000 | 87.700 | 67.000 | 87.700 | 67.000 | 87.700 | 62.700 | 80.400 |
|  | DBKCMP>= (51) (52) (D) n |  | $\mathrm{n}=1$ | 15.700 | 36.300 | 15.700 | 36.300 | 15.700 | 36.300 | 9.300 | 29.000 |
|  |  |  | $\mathrm{n}=96$ | 64.800 | 85.700 | 64.800 | 85.700 | 64.800 | 85.700 | 60.700 | 78.400 |
|  | DB + (S) (D) |  | When executed | 5.750 | 13.300 | 5.750 | 13.300 | 5.750 | 13.300 | 4.900 | 7.500 |
|  | DB + (S1) (S2) (D) | When executed |  | 5.650 | 13.200 | 5.650 | 13.200 | 5.650 | 13.200 | 5.200 | 11.000 |
|  | DB - (S) (D) | When executed |  | 5.750 | 12.700 | 5.750 | 12.700 | 5.750 | 12.700 | 4.900 | 10.200 |
|  | DB - (S1) (S2) (D) | When executed |  | 5.650 | 12.600 | 5.650 | 12.600 | 5.650 | 12.600 | 5.200 | 8.600 |
|  | DB * (S1) (S2) (D) | When executed |  | 8.750 | 40.200 | 8.750 | 40.200 | 8.750 | 40.200 | 8.300 | 22.200 |
|  | DB/ (S1) (S2) (D) | When executed |  | 5.750 | 21.500 | 5.750 | 21.500 | 5.750 | 21.500 | 6.100 | 19.200 |
|  | ED + (S) (D) | Double precision | (S) $=0$, (D) $=0$ | 4.500 | 26.700 | 4.500 | 26.700 | 4.500 | 26.700 | 4.800 | 16.800 |
|  |  |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 5.800 | 32.900 | 5.800 | 32.900 | 5.800 | 32.900 | 4.800 | 16.800 |
|  | ED + (S1) (52) (D) | Double precision | (S1) $=0$, (52) $=0$ | 5.450 | 35.400 | 5.450 | 35.400 | 5.450 | 35.400 | 7.100 | 20.100 |
|  |  |  | (S1) $=2^{1023}$, (32) $=2^{1023}$ | 6.750 | 41.400 | 6.750 | 41.400 | 6.750 | 41.400 | 7.100 | 20.100 |
|  | ED - (S) (D) | Double precision | (S) $=0$, ( $)=0$ | 5.200 | 25.900 | 5.200 | 25.900 | 5.200 | 25.900 | 5.000 | 17.300 |
|  |  |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 6.000 | 27.700 | 6.000 | 27.700 | 6.000 | 27.700 | 5.000 | 17.300 |
|  | ED - (51) (52) (D) | Double precision | (S1) $=0$, (32) $=0$ | 5.550 | 32.900 | 5.550 | 32.900 | 5.550 | 32.900 | 6.000 | 16.300 |
|  |  |  | (51) $=2^{1023}$, (32) $=2^{1023}$ | 5.750 | 33.900 | 5.750 | 33.900 | 5.750 | 33.900 | 6.000 | 16.300 |
|  | ED * (51) (52) (D) | Double precision | (51) $=0$, (52) $=0$ | 5.550 | 34.400 | 5.550 | 34.400 | 5.550 | 34.400 | 10.500 | 22.300 |
|  |  |  | (51) $=2^{1023}$, (32) $=2^{1023}$ | 5.950 | 39.100 | 5.950 | 39.100 | 5.950 | 39.100 | 10.500 | 22.300 |
|  | ED / S1) (32) (D) | Double precision | (S1) $=2^{1023}$, (32) $=2^{1023}$ | 8.050 | 44.200 | 8.050 | 44.200 | 8.050 | 44.200 | 7.500 | 27.200 |
|  | $\mathrm{BK}+$ (51) (52) (D) n |  | $\mathrm{n}=1$ | 13.500 | 28.500 | 13.500 | 28.500 | 13.500 | 28.500 | 12.100 | 19.700 |
|  |  |  | $\mathrm{n}=96$ | 63.100 | 78.200 | 63.100 | 78.200 | 63.100 | 78.200 | 61.700 | 69.300 |
|  | BK - (51) (32) (D) n |  | $\mathrm{n}=1$ | 13.500 | 28.500 | 13.500 | 28.500 | 13.500 | 28.500 | 12.100 | 20.600 |
|  |  |  | $\mathrm{n}=96$ | 63.100 | 78.200 | 63.100 | 78.200 | 63.100 | 78.200 | 61.700 | 70.200 |
|  | DBK + (51) S2 ( ${ }^{\text {( }} \mathrm{n}$ |  | $\mathrm{n}=1$ | 10.100 | 24.200 | 10.100 | 24.200 | 10.100 | 24.200 | 7.050 | 19.200 |
|  |  |  | $\mathrm{n}=96$ | 59.800 | 73.900 | 59.800 | 73.900 | 59.800 | 73.900 | 59.400 | 68.900 |
|  | $\text { DBK - (S1) (S2) (D) } \mathrm{n}$ |  | $\mathrm{n}=1$ | 10.100 | 24.200 | 10.100 | 24.200 | 10.100 | 24.200 | 7.050 | 19.900 |
|  |  |  | $\mathrm{n}=96$ | 59.800 | 73.900 | 59.800 | 73.900 | 59.800 | 73.900 | 59.400 | 69.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | \$ + (S) (D) |  | - | 15.400 | 64.300 | 15.400 | 64.300 | 15.400 | 64.300 | 14.400 | 34.000 |
|  | \$ + (S1) (2) (D) |  | - | 19.700 | 71.000 | 19.700 | 71.000 | 19.700 | 71.000 | 9.200 | 22.900 |
|  | FLTD | Double precision | (S) $=0$ | 3.100 | 19.600 | 3.100 | 19.600 | 3.100 | 19.600 | 4.000 | 8.900 |
|  |  |  | (S) $=7 \mathrm{FFF}_{\mathrm{H}}$ | 3.350 | 19.900 | 3.350 | 19.900 | 3.350 | 19.900 | 3.400 | 9.000 |
|  | DFLTD | Double precision | (S) $=0$ | 3.200 | 20.400 | 3.200 | 20.400 | 3.200 | 20.400 | 4.100 | 10.800 |
|  |  |  | (S) $=7 \mathrm{FFFFFFF} \mathrm{H}_{\mathrm{H}}$ | 3.450 | 20.500 | 3.450 | 20.500 | 3.450 | 20.500 | 3.600 | 10.800 |
|  | INTD | Double precision | (S) $=0$ | 3.200 | 22.900 | 3.200 | 22.900 | 3.200 | 22.900 | 3.500 | 9.300 |
|  |  |  | (S) $=32766.5$ | 4.100 | 34.300 | 4.100 | 34.300 | 4.100 | 34.300 | 5.100 | 19.500 |
|  | DINTD | Double precision | (S) $=0$ | 3.200 | 23.000 | 3.200 | 23.000 | 3.200 | 23.000 | 2.600 | 6.800 |
|  |  |  | (S) $=1234567890.3$ | 4.050 | 33.500 | 4.050 | 33.500 | 4.050 | 33.500 | 3.400 | 11.700 |
|  | DBL | When executed |  | 3.300 | 5.900 | 3.300 | 5.900 | 3.300 | 5.900 | 2.700 | 3.800 |
|  | WORD | When executed |  | 3.000 | 7.250 | 3.000 | 7.250 | 3.000 | 7.250 | 2.900 | 7.000 |
|  | GRY | When executed |  | 3.350 | 7.500 | 3.350 | 7.500 | 3.350 | 7.500 | 2.700 | 6.100 |
|  | DGRY | When executed |  | 3.000 | 7.200 | 3.000 | 7.200 | 3.000 | 7.200 | 2.900 | 4.600 |
|  | GBIN | When executed |  | 4.600 | 9.700 | 4.600 | 9.700 | 4.600 | 9.700 | 4.000 | 8.200 |
|  | DGBIN | When executed |  | 5.550 | 10.700 | 5.550 | 10.700 | 5.550 | 10.700 | 5.500 | 8.000 |
|  | NEG | When executed |  | 3.300 | 6.850 | 3.300 | 6.850 | 3.300 | 6.850 | 2.400 | 4.100 |
|  | DNEG | When executed |  | 3.050 | 5.700 | 3.050 | 5.700 | 3.050 | 5.700 | 2.500 | 4.300 |
|  | ENEG | Floating point $=0$ |  | 3.100 | 7.350 | 3.100 | 7.350 | 3.100 | 7.350 | 2.500 | 3.400 |
|  |  | Floating point $=-1.0$ |  | 3.350 | 11.700 | 3.350 | 11.700 | 3.350 | 11.700 | 2.700 | 4.500 |
|  | EDNEG | Floating point = 0 |  | 3.000 | 21.200 | 3.000 | 21.200 | 3.000 | 21.200 | 2.200 | 3.500 |
|  |  | Floating point $=-1.0$ |  | 3.100 | 22.900 | 3.100 | 22.900 | 3.100 | 22.900 | 2.400 | 3.500 |
|  | BKBCD (S) ( n |  | $\mathrm{n}=1$ | 8.700 | 27.600 | 8.700 | 27.600 | 8.700 | 27.600 | 9.700 | 22.000 |
|  |  |  | $\mathrm{n}=96$ | 84.200 | 104.000 | 84.200 | 104.000 | 84.200 | 104.000 | 74.200 | 86.500 |
|  | BKBIN (S) (D) $n$ |  | $\mathrm{n}=1$ | 8.450 | 28.100 | 8.450 | 28.100 | 8.450 | 28.100 | 8.900 | 16.300 |
|  |  |  | $\mathrm{n}=96$ | 56.100 | 75.800 | 56.100 | 75.800 | 56.100 | 75.800 | 58.500 | 65.100 |
|  | ECON |  | - | 3.100 | 21.300 | 3.100 | 21.300 | 3.100 | 21.300 | 4.300 | 6.800 |
|  | EDCON |  | - | 5.050 | 24.000 | 5.050 | 24.000 | 5.050 | 24.000 | 2.800 | 5.400 |
|  | EDMOV |  | - | 2.900 | 22.900 | 2.900 | 22.900 | 2.900 | 22.900 | 3.200 | 7.800 |
|  | \$MOV |  | cter string to be nsferred $=0$ | 6.250 | 30.100 | 6.250 | 30.100 | 6.250 | 30.100 | 4.500 | 13.900 |
|  |  |  | cter string to be sferred = 32 | 15.500 | 39.300 | 15.500 | 39.300 | 15.500 | 39.300 | 15.400 | 17.500 |
|  | BXCH (11) (12) n |  | $\mathrm{n}=1$ | 8.400 | 20.900 | 8.400 | 20.900 | 8.400 | 20.900 | 8.700 | 15.200 |
|  |  |  | $\mathrm{n}=96$ | 67.100 | 79.900 | 67.100 | 79.900 | 67.100 | 79.900 | 67.200 | 74.000 |
|  | SWAP |  | - | 3.300 | 3.550 | 3.300 | 3.550 | 3.300 | 3.550 | 2.400 | 2.700 |
|  | GOEND |  | - |  | 0.550 |  | 0.550 |  | 0.550 |  | 0.500 |
|  | DI |  | - | 2.800 | 8.400 | 2.800 | 8.400 | 2.800 | 8.400 | 1.800 | 2.200 |
|  | EI |  | - | 4.300 | 12.300 | 4.300 | 12.300 | 4.300 | 12.300 | 3.100 | 3.800 |
|  | IMASK |  | - | 12.900 | 40.600 | 12.900 | 40.600 | 12.900 | 40.600 | 9.800 | 25.000 |
|  | IRET |  | - |  | 1.000 |  | 1.000 |  | 1.000 |  | 1.000 |
|  | RFS X n |  | $\mathrm{n}=1$ | 7.500 | 26.500 | 7.500 | 26.500 | 7.500 | 26.500 | 4.300 | 16.100 |
|  |  |  | $\mathrm{n}=96$ | 11.400 | 30.400 | 11.400 | 30.400 | 11.400 | 30.400 | 11.400 | 23.700 |
|  | RFS Y n |  | $\mathrm{n}=1$ | 7.300 | 26.300 | 7.300 | 26.300 | 7.300 | 26.300 | 3.800 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 10.900 | 29.900 | 10.900 | 29.900 | 10.900 | 29.900 | 8.500 | 15.200 |
|  | UDCNT1 |  | - | 1.500 | 7.100 | 1.500 | 7.100 | 1.500 | 7.100 | 1.000 | 2.000 |
|  | UDCNT2 |  | - | 1.500 | 6.300 | 1.500 | 6.300 | 1.500 | 6.300 | 1.000 | 4.000 |
|  | TTMR |  | - | 5.300 | 20.900 | 5.300 | 20.900 | 5.300 | 20.900 | 3.900 | 6.100 |
|  | STMR |  | - | 8.900 | 49.800 | 8.900 | 49.800 | 8.900 | 49.800 | 7.200 | 30.000 |
|  | ROTC |  | - | 52.300 | 52.600 | 52.300 | 52.600 | 52.300 | 52.600 | 15.200 | 16.100 |
|  | RAMP |  | - | 7.400 | 30.900 | 7.400 | 30.900 | 7.400 | 30.900 | 5.900 | 18.300 |
|  | SPD |  | - | 1.500 | 6.300 | 1.500 | 6.300 | 1.500 | 6.300 | 1.000 | 2.800 |



| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | WTOB (S) (D) n | $\mathrm{n}=1$ | 6.600 | 14.900 | 6.600 | 14.900 | 6.600 | 14.900 | 5.000 | 6.500 |
|  |  | $\mathrm{n}=96$ | 37.700 | 46.100 | 37.700 | 46.100 | 37.700 | 46.100 | 36.000 | 38.400 |
|  | BTOW (S) (D) n | $\mathrm{n}=1$ | 7.350 | 15.600 | 7.350 | 15.600 | 7.350 | 15.600 | 5.100 | 6.100 |
|  |  | $\mathrm{n}=96$ | 32.100 | 40.500 | 32.100 | 40.500 | 32.100 | 40.500 | 29.900 | 32.000 |
|  | MAX (S) ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 8.250 | 24.900 | 8.250 | 24.900 | 8.250 | 24.900 | 4.300 | 6.900 |
|  |  | $\mathrm{n}=96$ | 34.200 | 51.600 | 34.200 | 51.600 | 34.200 | 51.600 | 32.000 | 34.300 |
|  | MIN (S) (D) n | $\mathrm{n}=1$ | 8.250 | 24.800 | 8.250 | 24.800 | 8.250 | 24.800 | 4.400 | 6.800 |
|  |  | $\mathrm{n}=96$ | 34.200 | 51.600 | 34.200 | 51.600 | 34.200 | 51.600 | 30.300 | 34.800 |
|  | DMAX (S) ${ }^{\text {( }}$ n | $\mathrm{n}=1$ | 6.800 | 34.900 | 6.800 | 34.900 | 6.800 | 34.900 | 4.800 | 14.200 |
|  |  | $\mathrm{n}=96$ | 60.300 | 89.200 | 60.300 | 89.200 | 60.300 | 89.200 | 56.400 | 68.000 |
|  | DMIN (S) (D) n | $\mathrm{n}=1$ | 7.600 | 35.700 | 7.600 | 35.700 | 7.600 | 35.700 | 4.800 | 9.300 |
|  |  | $\mathrm{n}=96$ | 59.400 | 90.000 | 59.400 | 90.000 | 59.400 | 90.000 | 55.400 | 62.800 |
|  | SORT (51) n (52) (11) (D2) | $n=1$, (32) $=1$ | 9.400 | 28.900 | 9.400 | 28.900 | 9.400 | 28.900 | 6.200 | 24.900 |
|  |  | $\mathrm{n}=96$, (32) $=16$ | 31.500 | 74.000 | 31.500 | 74.000 | 31.500 | 74.000 | 27.500 | 70.100 |
|  | DSORT (51) n (52) (11) (12) | $\mathrm{n}=1$, (52) $=1$ | 9.400 | 29.000 | 9.400 | 29.000 | 9.400 | 29.000 | 6.200 | 25.900 |
|  |  | $\mathrm{n}=96$, (32) $=16$ | 37.800 | 81.000 | 37.800 | 81.000 | 37.800 | 81.000 | 33.100 | 78.900 |
|  | WSUM (S) (D) n | $\mathrm{n}=1$ | 6.700 | 15.000 | 6.700 | 15.000 | 6.700 | 15.000 | 4.800 | 6.200 |
|  |  | $\mathrm{n}=96$ | 28.900 | 37.100 | 28.900 | 37.100 | 28.900 | 37.100 | 26.900 | 28.700 |
|  | DWSUM (S) ${ }^{\text {( }}$ n | $\mathrm{n}=1$ | 8.600 | 26.800 | 8.600 | 26.800 | 8.600 | 26.800 | 5.500 | 7.000 |
|  |  | $\mathrm{n}=96$ | 56.200 | 74.700 | 56.200 | 74.700 | 56.200 | 74.700 | 53.000 | 56.300 |
|  | MEAN (S) (D) n | $\mathrm{n}=1$ | 5.850 | 19.800 | 5.850 | 19.800 | 5.850 | 19.800 | 4.300 | 17.300 |
|  |  | $\mathrm{n}=96$ | 17.300 | 38.200 | 17.300 | 38.200 | 17.300 | 38.200 | 16.000 | 35.500 |
|  | DMEAN (S) (D) n | $\mathrm{n}=1$ | 6.900 | 23.300 | 6.900 | 23.300 | 6.900 | 23.300 | 5.750 | 21.900 |
|  |  | $\mathrm{n}=96$ | 29.400 | 49.900 | 29.400 | 49.900 | 29.400 | 49.900 | 29.200 | 48.600 |
|  | NEXT | - | 1.000 | 1.100 | 1.000 | 1.100 | 1.000 | 1.100 | 0.980 | 1.400 |
|  | BREAK | - | 4.700 | 25.000 | 4.700 | 25.000 | 4.700 | 25.000 | 21.300 | 17.900 |
|  | RET | Return to original program | 4.100 | 19.500 | 4.100 | 19.500 | 4.100 | 19.500 | 2.000 | 3.000 |
|  |  | Return to other program | 4.700 | 16.700 | 4.700 | 16.700 | 4.700 | 16.700 | 2.300 | 4.900 |
|  | FCALL Pn | Internal file pointer | 5.400 | 5.400 | 5.400 | 5.400 | 5.400 | 5.400 | 3.300 | 5.300 |
|  |  | Common pointer | 7.600 | 30.500 | 7.600 | 30.500 | 7.600 | 30.500 | 4.900 | 6.600 |
|  | FCALL Pn S1 to S5) | - | 50.400 | 62.700 | 50.400 | 62.700 | 50.400 | 62.700 | 19.800 | 23.700 |
|  | ECALL * Pn <br> *: Program name | - | 105.000 | 214.000 | 105.000 | 214.000 | 105.000 | 214.000 | 75.700 | 134.000 |
|  | ECALL * Pn (51) to (55) <br> *: Program name | - | 164.000 | 271.000 | 164.000 | 271.000 | 164.000 | 271.000 | 109.000 | 173.000 |
|  | EFCALL * Pn <br> *: Program name | - | 105.000 | 214.000 | 105.000 | 214.000 | 105.000 | 214.000 | 76.200 | 134.000 |
|  | EFCALL * Pn (51) to (55) <br> *: Program name | - | 164.000 | 271.000 | 164.000 | 271.000 | 164.000 | 271.000 | 90.500 | 170.000 |
|  | XCALL | - | 5.100 | 6.700 | 5.100 | 6.700 | 5.100 | 6.700 | 3.800 | 6.400 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | $\begin{aligned} & \mathrm{COM} \\ & \mathrm{CCOM} \end{aligned}$ | When selecting I/O refresh only | 18.100 | 89.100 | 18.100 | 89.100 | 18.100 | 89.100 | 12.800 | 79.000 |
|  |  | When selecting CC-Link refresh only (master station side) | 33.300 | 132.000 | 33.300 | 132.000 | 33.300 | 132.000 | 24.900 | 119.000 |
|  |  | When selecting CC-Link refresh only (local station side) | 33.300 | 132.000 | 33.300 | 132.000 | 33.300 | 132.000 | 24.900 | 119.000 |
|  |  | - When selecting MELSECNET/ H refresh only (Control station side) <br> - When selecting CC-Link IE Controller Network refresh only (Control station side) | 78.600 | 231.000 | 78.600 | 231.000 | 78.600 | 231.000 | 54.000 | 212.000 |
|  |  | - When selecting MELSECNET/ H refresh only (Normal station side) <br> - When selecting CC-Link IE Controller Network refresh only (Normal station side) | 78.600 | 231.000 | 78.600 | 231.000 | 78.600 | 231.000 | 54.000 | 212.000 |
|  |  | When selecting CC-Link IE Field Network refresh only (master station side) | 32.000 | 127.000 | 32.000 | 127.000 | 32.000 | 127.000 | 22.000 | 118.000 |
|  |  | When selecting CC-Link IE Field Network refresh only (local station side) | 32.000 | 127.000 | 32.000 | 127.000 | 32.000 | 127.000 | 22.000 | 118.000 |
|  |  | When selecting intelli auto refresh only | 18.100 | 89.000 | 18.100 | 89.000 | 18.100 | 89.000 | 12.800 | 79.000 |
|  |  | When selecting I/O outside the group only (Input only) | 15.700 | 71.600 | 15.700 | 71.600 | 15.700 | 71.600 | 8.600 | 76.500 |
|  |  | When selecting I/O outside the group only (Output only) | 40.200 | 152.000 | 40.200 | 152.000 | 40.200 | 152.000 | 26.300 | 135.000 |
|  |  | When selecting I/O outside the group only (Both I/O) | 45.800 | 153.000 | 45.800 | 153.000 | 45.800 | 153.000 | 26.100 | 135.000 |
|  |  | When selecting refresh of multiple CPU high speed transmission area only | - | - | - | - | - | - | - | - |
|  |  | When selecting communication with external devices only | 18.200 | 89.000 | 18.200 | 89.000 | 18.200 | 89.000 | 7.250 | 54.300 |
|  | FIFW | Number of data points $=0$ | 6.100 | 14.200 | 6.100 | 14.200 | 6.100 | 14.200 | 3.700 | 10.100 |
|  |  | Number of data points $=96$ | 6.100 | 14.200 | 6.100 | 14.200 | 6.100 | 14.200 | 3.800 | 5.200 |
|  | FIFR | Number of data points $=0$ | 7.500 | 15.600 | 7.500 | 15.600 | 7.500 | 15.600 | 4.400 | 5.800 |
|  |  | Number of data points $=96$ | 37.000 | 45.000 | 37.000 | 45.000 | 37.000 | 45.000 | 33.500 | 35.200 |
|  | FPOP | Number of data points $=0$ | 7.600 | 15.600 | 7.600 | 15.600 | 7.600 | 15.600 | 4.400 | 10.800 |
|  |  | Number of data points $=96$ | 7.600 | 15.600 | 7.600 | 15.600 | 7.600 | 15.600 | 4.400 | 10.800 |
|  | FINS | Number of data points $=0$ | 6.900 | 15.000 | 6.900 | 15.000 | 6.900 | 15.000 | 5.000 | 10.700 |
|  |  | Number of data points $=96$ | 36.600 | 44.700 | 36.600 | 44.700 | 36.600 | 44.700 | 4.400 | 10.900 |
|  | FDEL | Number of data points $=0$ | 8.000 | 16.100 | 8.000 | 16.100 | 8.000 | 16.100 | 4.900 | 11.300 |
|  |  | Number of data points $=96$ | 37.300 | 45.500 | 37.300 | 45.500 | 37.300 | 45.500 | 34.200 | 35.900 |
|  | FROM n1 n2 © n3 | n3 = 1 | 17.400 | 74.700 | 17.400 | 74.700 | 17.400 | 74.700 | 12.100 | 71.300 |
|  |  | n3 $=1000$ | 406.000 | 498.500 | 406.000 | 498.500 | 406.000 | 498.500 | 402.600 | 495.100 |
|  | DFRO n1 n2 © n 3 | n3 = 1 | 19.600 | 85.600 | 19.600 | 85.600 | 19.600 | 85.600 | 14.600 | 81.800 |
|  |  | n3 $=500$ | 406.000 | 498.500 | 406.000 | 498.500 | 406.000 | 498.500 | 402.600 | 495.100 |
|  | TO n1 n2 (S) n3 | n3 = 1 | 16.400 | 69.600 | 16.400 | 69.600 | 16.400 | 69.600 | 11.700 | 63.400 |
|  |  | n3 $=1000$ | 381.300 | 471.200 | 381.300 | 471.200 | 381.300 | 471.200 | 375.900 | 464.300 |
|  | DTO n1 n2 S n3 | n3 $=1$ | 18.600 | 85.100 | 18.600 | 85.100 | 18.600 | 85.100 | 14.200 | 78.500 |
|  |  | $\mathrm{n} 3=500$ | 381.300 | 471.200 | 381.300 | 471.200 | 381.300 | 471.200 | 375.900 | 464.300 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | LEDR | No display $\rightarrow$ no display | 1.500 | 7.100 | 1.500 | 7.100 | 1.500 | 7.100 | 5.100 | 5.100 |
|  |  | LED instruction execution $\rightarrow$ no display | 38.900 | 109.000 | 38.900 | 109.000 | 38.900 | 109.000 | 35.700 | 89.200 |
|  | BINDA (S) ( | (S) $=1$ | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 4.900 | 6.500 |
|  |  | (S) $=-32768$ | 7.800 | 16.200 | 7.800 | 16.200 | 7.800 | 16.200 | 7.200 | 8.700 |
|  | DBINDA (S) (D) | (S) $=1$ | 6.200 | 14.500 | 6.200 | 14.500 | 6.200 | 14.500 | 5.700 | 7.100 |
|  |  | (S) $=-2147483648$ | 11.000 | 19.200 | 11.000 | 19.200 | 11.000 | 19.200 | 10.400 | 12.200 |
|  | BINHA (S) (D) | (S) $=1$ | 5.050 | 13.400 | 5.050 | 13.400 | 5.050 | 13.400 | 4.400 | 5.900 |
|  |  | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 5.050 | 13.400 | 5.050 | 13.400 | 5.050 | 13.400 | 4.400 | 5.800 |
|  | DBINHA (5) (D) | (S) $=1$ | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 5.200 | 6.700 |
|  |  | (S) = FFFFFFFFF ${ }_{\mathrm{H}}$ | 5.600 | 13.900 | 5.600 | 13.900 | 5.600 | 13.900 | 5.100 | 6.500 |
|  | BCDDA (S) (D) | (S) $=1$ | 4.850 | 13.200 | 4.850 | 13.200 | 4.850 | 13.200 | 4.300 | 5.800 |
|  |  | (S) $=9999$ | 5.300 | 13.600 | 5.300 | 13.600 | 5.300 | 13.600 | 4.700 | 6.100 |
|  | DBCDDA (S) ( | (S) $=1$ | 5.300 | 13.600 | 5.300 | 13.600 | 5.300 | 13.600 | 4.800 | 6.300 |
|  |  | (S) $=99999999$ | 6.200 | 14.500 | 6.200 | 14.500 | 6.200 | 14.500 | 5.600 | 7.100 |
|  | DABIN (S) (D) | (S) $=1$ | 7.000 | 18.500 | 7.000 | 18.500 | 7.000 | 18.500 | 6.500 | 9.000 |
|  |  | (S) $=-32768$ | 6.950 | 18.500 | 6.950 | 18.500 | 6.950 | 18.500 | 6.300 | 8.900 |
|  | DDABIN (S) (D) | (S) $=1$ | 9.450 | 21.000 | 9.450 | 21.000 | 9.450 | 21.000 | 9.400 | 12.000 |
|  |  | (S) $=-2147483648$ | 9.450 | 21.000 | 9.450 | 21.000 | 9.450 | 21.000 | 9.100 | 11.600 |
|  | HABIN (S) (D) | (S) $=1$ | 5.650 | 17.100 | 5.650 | 17.100 | 5.650 | 17.100 | 4.900 | 7.500 |
|  |  | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 5.750 | 17.300 | 5.750 | 17.300 | 5.750 | 17.300 | 5.100 | 8.100 |
|  | DHABIN (S) (D) | (S) $=1$ | 6.800 | 18.200 | 6.800 | 18.200 | 6.800 | 18.200 | 6.000 | 8.500 |
|  |  | (S) = FFFFFFFFF ${ }_{\text {H }}$ | 7.100 | 18.600 | 7.100 | 18.600 | 7.100 | 18.600 | 6.300 | 8.900 |
|  | DABCD (S) (D) | (S) $=1$ | 5.650 | 17.200 | 5.650 | 17.200 | 5.650 | 17.200 | 5.000 | 7.500 |
|  |  | (S) $=9999$ | 5.700 | 17.200 | 5.700 | 17.200 | 5.700 | 17.200 | 5.000 | 7.500 |
|  | DDABCD (S) | (S) $=1$ | 6.850 | 18.300 | 6.850 | 18.300 | 6.850 | 18.300 | 6.200 | 8.800 |
|  |  | (S) $=99999999$ | 6.850 | 18.300 | 6.850 | 18.300 | 6.850 | 18.300 | 6.200 | 8.800 |
|  | COMRD | - | 185.000 | 188.000 | 185.000 | 188.000 | 185.000 | 188.000 | 97.300 | 97.400 |
|  | LEN | 1 character | 4.700 | 16.200 | 4.700 | 16.200 | 4.700 | 16.200 | 4.100 | 6.600 |
|  |  | 96 characters | 20.600 | 32.900 | 20.600 | 32.900 | 20.600 | 32.900 | 19.800 | 22.400 |
|  | STR | - | 9.800 | 36.500 | 9.800 | 36.500 | 9.800 | 36.500 | 6.900 | 14.400 |
|  | DSTR | - | 12.100 | 40.400 | 12.100 | 40.400 | 12.100 | 40.400 | 10.200 | 20.800 |
|  | VAL | - | 12.200 | 40.900 | 12.200 | 40.900 | 12.200 | 40.900 | 9.800 | 23.900 |
|  | DVAL | - | 19.400 | 45.600 | 19.400 | 45.600 | 19.400 | 45.600 | 14.000 | 33.100 |
|  | ESTR | - | 29.700 | 87.800 | 29.700 | 87.800 | 29.700 | 87.800 | 22.100 | 52.400 |
|  | EVAL | Decimal point format all 2-digit specification | 23.900 | 70.400 | 23.900 | 70.400 | 23.900 | 70.400 | 23.300 | 36.500 |
|  |  | Exponent format all 6-digit specification | 23.700 | 70.300 | 23.700 | 70.300 | 23.700 | 70.300 | 23.300 | 36.400 |
|  | ASC (S) (D) n | $\mathrm{n}=1$ | 10.200 | 41.800 | 10.200 | 41.800 | 10.200 | 41.800 | 5.600 | 19.700 |
|  |  | $\mathrm{n}=96$ | 31.900 | 66.600 | 31.900 | 66.600 | 31.900 | 66.600 | 30.200 | 44.700 |
|  | HEX (S) (D) n | $\mathrm{n}=1$ | 8.600 | 43.400 | 8.600 | 43.400 | 8.600 | 43.400 | 7.500 | 23.100 |
|  |  | $\mathrm{n}=96$ | 77.100 | 115.000 | 77.100 | 115.000 | 77.100 | 115.000 | 37.500 | 53.300 |
|  | RIGHT (S) ${ }^{\text {( }} \mathrm{n}$ | $\mathrm{n}=1$ | 10.900 | 29.600 | 10.900 | 29.600 | 10.900 | 29.600 | 7.600 | 11.400 |
|  |  | $\mathrm{n}=96$ | 41.400 | 60.300 | 41.400 | 60.300 | 41.400 | 60.300 | 36.300 | 46.000 |
|  | LEFT (S) (D) n | $\mathrm{n}=1$ | 10.600 | 29.300 | 10.600 | 29.300 | 10.600 | 29.300 | 6.500 | 16.100 |
|  |  | $\mathrm{n}=96$ | 41.300 | 60.200 | 41.300 | 60.200 | 41.300 | 60.200 | 36.200 | 46.200 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | MIDR |  |  | 11.700 | 30.600 | 11.700 | 30.600 | 11.700 | 30.600 | 9.500 | 19.100 |
|  | MIDW |  |  | 12.400 | 24.000 | 12.400 | 24.000 | 12.400 | 24.000 | 10.300 | 18.200 |
|  | INSTR |  | atch | 22.000 | 38.200 | 22.000 | 38.200 | 22.000 | 38.200 | 19.300 | 29.000 |
|  |  | Match | Head | 13.300 | 29.600 | 13.300 | 29.600 | 13.300 | 29.600 | 10.300 | 20.000 |
|  |  |  | End | 21.900 | 38.100 | 21.900 | 38.100 | 21.900 | 38.100 | 51.100 | 60.800 |
|  | EMOD |  |  | 11.600 | 24.000 | 11.600 | 24.000 | 11.600 | 24.000 | 10.300 | 15.300 |
|  | EREXP |  |  | 19.700 | 28.000 | 19.700 | 28.000 | 19.700 | 28.000 | 19.300 | 22.300 |
|  | STRINS (S) (D) n | (S) $=$ | $40 / n=1$ | 47.000 | 102.000 | 47.000 | 102.000 | 47.000 | 102.000 | 44.300 | 96.700 |
|  |  | (S) $=$ | $40 / n=48$ | 70.100 | 134.000 | 70.100 | 134.000 | 70.100 | 134.000 | 58.800 | 112.000 |
|  | STRDEL (S) (D) n | (S) $=$ | $40 / n=1$ | 46.400 | 93.600 | 46.400 | 93.600 | 46.400 | 93.600 | 39.000 | 78.100 |
|  |  | (S) $=$ | $40 / n=48$ | 44.500 | 70.600 | 44.500 | 70.600 | 44.500 | 70.600 | 36.000 | 69.200 |
|  | SIN | Single precision |  | 6.400 | 13.900 | 6.400 | 13.900 | 6.400 | 13.900 | 4.500 | 9.900 |
|  | COS | Single precision |  | 6.100 | 13.500 | 6.100 | 13.500 | 6.100 | 13.500 | 4.300 | 8.200 |
|  | TAN | Single precision |  | 8.300 | 15.000 | 8.300 | 15.000 | 8.300 | 15.000 | 5.100 | 7.200 |
|  | ASIN | Single precision |  | 7.300 | 15.600 | 7.300 | 15.600 | 7.300 | 15.600 | 6.100 | 13.700 |
|  | ACOS | Single precision |  | 8.100 | 16.500 | 8.100 | 16.500 | 8.100 | 16.500 | 6.800 | 11.100 |
|  | ATAN | Single precision |  | 5.350 | 12.000 | 5.350 | 12.000 | 5.350 | 12.000 | 4.000 | 6.900 |
|  | SIND | Double precision |  | 13.400 | 51.300 | 13.400 | 51.300 | 13.400 | 51.300 | 9.600 | 26.000 |
|  | COSD | Double precision |  | 14.700 | 51.700 | 14.700 | 51.700 | 14.700 | 51.700 | 10.000 | 26.900 |
|  | TAND | Double precision |  | 17.400 | 54.400 | 17.400 | 54.400 | 17.400 | 54.400 | 11.400 | 25.300 |
|  | ASIND | Double precision |  | 22.600 | 60.300 | 22.600 | 60.300 | 22.600 | 60.300 | 12.100 | 30.800 |
|  | ACOSD | Double precision |  | 19.700 | 60.000 | 19.700 | 60.000 | 19.700 | 60.000 | 11.700 | 28.000 |
|  | ATAND | Double precision |  | 15.000 | 51.800 | 15.000 | 51.800 | 15.000 | 51.800 | 9.700 | 22.000 |
|  | RAD | Single precision |  | 3.200 | 10.300 | 3.200 | 10.300 | 3.200 | 10.300 | 2.500 | 4.800 |
|  | RADD | Double precision |  | 5.200 | 43.100 | 5.200 | 43.100 | 5.200 | 43.100 | 4.100 | 16.400 |
|  | DEG | Single precision |  | 3.200 | 11.500 | 3.200 | 11.500 | 3.200 | 11.500 | 2.500 | 4.700 |
|  | DEGD | Double precision |  | 5.150 | 43.800 | 5.150 | 43.800 | 5.150 | 43.800 | 5.000 | 18.100 |
|  | SQR | Single precision |  | 3.900 | 12.300 | 3.900 | 12.300 | 3.900 | 12.300 | 3.500 | 9.300 |
|  | SQRD | Double precision |  | 7.000 | 45.700 | 7.000 | 45.700 | 7.000 | 45.700 | 5.700 | 25.400 |
|  | EXP (S) (D) | Single precision | (S) $=-10$ | 6.350 | 13.800 | 6.350 | 13.800 | 6.350 | 13.800 | 4.000 | 13.000 |
|  |  |  | (S) $=1$ | 6.350 | 13.800 | 6.350 | 13.800 | 6.350 | 13.800 | 4.000 | 13.000 |
|  | EXPD (S) (D) | Double precision | (S) $=-10$ | 15.800 | 52.700 | 15.800 | 52.700 | 15.800 | 52.700 | 8.800 | 27.600 |
|  |  |  | (S) $=1$ | 15.400 | 52.500 | 15.400 | 52.500 | 15.400 | 52.500 | 8.500 | 27.300 |
|  | LOG (S) (D) | Single precision | (S) $=1$ | 5.800 | 14.900 | 5.800 | 14.900 | 5.800 | 14.900 | 4.100 | 8.100 |
|  |  |  | (S) $=10$ | 7.450 | 16.500 | 7.450 | 16.500 | 7.450 | 16.500 | 6.200 | 10.300 |
|  | LOGD (S) (D) | Double precision | (S) $=1$ | 11.000 | 48.900 | 11.000 | 48.900 | 11.000 | 48.900 | 9.500 | 28.300 |
|  |  |  | (S) $=10$ | 12.600 | 51.300 | 12.600 | 51.300 | 12.600 | 51.300 | 11.100 | 29.900 |
|  | RND |  |  | 1.950 | 5.450 | 1.950 | 5.450 | 1.950 | 5.450 | 1.200 | 2.300 |
|  | SRND |  |  | 2.750 | 4.550 | 2.750 | 4.550 | 2.750 | 4.550 | 1.400 | 2.400 |
|  | BSQR (S) (D) |  |  | 2.500 | 6.800 | 2.500 | 6.800 | 2.500 | 6.800 | 1.800 | 3.300 |
|  |  |  | 999 | 6.400 | 15.500 | 6.400 | 15.500 | 6.400 | 15.500 | 5.100 | 8.800 |
|  | BDSQR (S) (D) |  |  | 2.600 | 6.050 | 2.600 | 6.050 | 2.600 | 6.050 | 1.900 | 3.700 |
|  |  | 99999999 |  | 8.450 | 17.600 | 8.450 | 17.600 | 8.450 | 17.600 | 7.500 | 10.900 |
|  | BSIN | - |  | 11.500 | 32.800 | 11.500 | 32.800 | 11.500 | 32.800 | 8.700 | 20.200 |
|  | BCOS |  |  | 10.400 | 32.500 | 10.400 | 32.500 | 10.400 | 32.500 | 7.800 | 14.400 |
|  | BTAN |  |  | 12.100 | 33.700 | 12.100 | 33.700 | 12.100 | 33.700 | 9.000 | 17.000 |
|  | BASIN |  |  | 13.300 | 32.800 | 13.300 | 32.800 | 13.300 | 32.800 | 12.200 | 15.100 |
|  | BACOS |  |  | 13.400 | 33.700 | 13.400 | 33.700 | 13.400 | 33.700 | 13.100 | 14.900 |
|  | BATAN |  |  | 12.600 | 31.400 | 12.600 | 31.400 | 12.600 | 31.400 | 11.400 | 15.700 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | POW (51) (52) (D) | Single precision | $\begin{aligned} & \text { (S1) }=12.3 \mathrm{E}+5 \\ & \text { (S2) }=3.45 \mathrm{E}+0 \end{aligned}$ | 12.200 | 22.100 | 12.200 | 22.100 | 12.200 | 22.100 | 8.950 | 19.500 |
|  | POWD (51) (32) (D) | Double precision | $\begin{aligned} & \text { (S1) }=12.3 \mathrm{E}+5 \\ & \text { (S2) }=3.45 \mathrm{E}+0 \end{aligned}$ | 27.300 | 61.000 | 27.300 | 61.000 | 27.300 | 61.000 | 19.400 | 55.200 |
|  | LOG10 |  | gle precision | 8.200 | 16.500 | 8.200 | 16.500 | 8.200 | 16.500 | 5.950 | 14.800 |
|  | LOG10D |  | ble precision | 15.100 | 48.000 | 15.100 | 48.000 | 15.100 | 48.000 | 12.400 | 46.500 |
|  | LIMIT |  | - | 5.350 | 5.500 | 5.350 | 5.500 | 5.350 | 5.500 | 5.200 | 5.400 |
|  | DLIMIT |  | - | 6.000 | 6.150 | 6.000 | 6.150 | 6.000 | 6.150 | 5.700 | 5.900 |
|  | BAND |  | - | 5.450 | 12.400 | 5.450 | 12.400 | 5.450 | 12.400 | 5.400 | 6.300 |
|  | DBAND |  | - | 6.050 | 11.900 | 6.050 | 11.900 | 6.050 | 11.900 | 5.800 | 6.900 |
|  | ZONE |  | - | 6.250 | 10.700 | 6.250 | 10.700 | 6.250 | 10.700 | 5.200 | 11.100 |
|  | DZONE |  | - | 6.000 | 11.900 | 6.000 | 11.900 | 6.000 | 11.900 | 5.700 | 10.800 |
|  |  | SM750 | $\text { Point No. } 1 \text { < (51) < }$ <br> Point No. 2 | 14.900 | 50.100 | 14.900 | 50.100 | 14.900 | 50.100 | 14.700 | 48.000 |
|  |  | = ON | $\begin{gathered} \text { Point No. } 9<\text { S } 51< \\ \text { Point No. } 10 \end{gathered}$ | 15.800 | 50.900 | 15.800 | 50.900 | 15.800 | 50.900 | 19.600 | 50.400 |
|  |  | SM750 | $\text { Point No. } 1 \text { < Si) < }$ <br> Point No. 2 | 13.900 | 53.100 | 13.900 | 53.100 | 13.900 | 53.100 | 13.700 | 51.000 |
|  |  | = OFF | $\begin{gathered} \text { Point No. } 9<\text { S } 51< \\ \text { Point No. } 10 \end{gathered}$ | 16.600 | 56.600 | 16.600 | 56.600 | 16.600 | 56.600 | 20.400 | 56.200 |
|  |  | SM750 | $\begin{gathered} \text { Point No. } 1<\text { (S1) }< \\ \text { Point No. } 2 \end{gathered}$ | 13.400 | 52.400 | 13.400 | 52.400 | 13.400 | 52.400 | 12.800 | 50.300 |
|  | (2) | = ON | $\begin{gathered} \text { Point No. } 9<\text { S(1) }< \\ \text { Point No. } 10 \end{gathered}$ | 14.200 | 54.100 | 14.200 | 54.100 | 14.200 | 54.100 | 17.300 | 53.500 |
|  | DSCL (3) | SM750 | Point No. 1 < (51) < Point No. 2 | 12.300 | 53.200 | 12.300 | 53.200 | 12.300 | 53.200 | 11.500 | 51.100 |
|  |  | = OFF | $\begin{gathered} \text { Point No. } 9<\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 15.000 | 57.600 | 15.000 | 57.600 | 15.000 | 57.600 | 18.100 | 57.100 |
|  |  | SM750 | Point No. 1 < (51) < Point No. 2 | 14.200 | 53.300 | 14.200 | 53.300 | 14.200 | 53.300 | 13.200 | 51.200 |
|  |  | = ON | $\begin{gathered} \text { Point No. } 9<\text { S(1) }< \\ \text { Point No. } 10 \end{gathered}$ | 14.900 | 55.000 | 14.900 | 55.000 | 14.900 | 55.000 | 18.000 | 54.500 |
|  |  | SM750 | Point No. 1 < (51) < Point No. 2 | 15.000 | 53.500 | 15.000 | 53.500 | 15.000 | 53.500 | 14.000 | 51.300 |
|  |  | = OFF | $\begin{gathered} \hline \text { Point No. } 9<\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 16.300 | 56.400 | 16.300 | 56.400 | 16.300 | 56.400 | 19.300 | 55.800 |
|  | DSCL2 (51) S2) (D) | SM750 | $\text { Point No. } 1 \text { < S1 < }$ <br> Point No. 2 | 13.400 | 52.700 | 13.400 | 52.700 | 13.400 | 52.700 | 13.100 | 50.500 |
|  |  | = ON | $\begin{gathered} \text { Point No. } 9<\text { S1 }< \\ \text { Point No. } 10 \end{gathered}$ | 14.200 | 54.300 | 14.200 | 54.300 | 14.200 | 54.300 | 18.100 | 53.700 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 < (51) < Point No. 2 | 12.300 | 53.200 | 12.300 | 53.200 | 12.300 | 53.200 | 12.100 | 51.000 |
|  |  |  | $\begin{gathered} \text { Point No. } 9<\text { S(1) }< \\ \text { Point No. } 10 \end{gathered}$ | 15.000 | 57.600 | 15.000 | 57.600 | 15.000 | 57.600 | 18.900 | 57.100 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | RSET | Standard RAM |  | 6.800 | 26.900 | 6.800 | 26.900 | 6.800 | 26.900 | 3.000 | 16.400 |
|  |  | SRAM card |  | - | - | - | - | - | - | 3.000 | 16.400 |
|  | QDRSET | SRAM card | to standard RAM | - | - | - | - | - | - | 230.000 | 327.000 |
|  |  | Standard RA | AM to SRAM card | - | - | - | - | - | - | 997.000 | 1066.000 |
|  | QCDSET | SRAM card | to standard ROM | - | - | - | - | - | - | 525.000 | 690.000 |
|  |  | Standard RO | OM to SRAM card | - | - | - | - | - | - | 490.000 | 655.000 |
|  | DATERD |  | - | 5.600 | 27.800 | 5.600 | 27.800 | 5.600 | 27.800 | 5.100 | 14.700 |
|  | DATEWR |  | - | 7.800 | 42.100 | 7.800 | 42.100 | 7.800 | 42.100 | 7.100 | 23.000 |
|  | DATE + | No dig | git increase | 14.200 | 41.200 | 14.200 | 41.200 | 14.200 | 41.200 | 6.500 | 13.100 |
|  |  | Digit | increase | 14.200 | 41.200 | 14.200 | 41.200 | 14.200 | 41.200 | 5.700 | 21.200 |
|  | DATE - | No dig | git increase | 15.100 | 41.200 | 15.100 | 41.200 | 15.100 | 41.200 | 6.500 | 11.500 |
|  |  | Digit | tincrease | 15.100 | 41.200 | 15.100 | 41.200 | 15.100 | 41.200 | 5.700 | 17.200 |
|  | SECOND |  | - | 5.800 | 20.500 | 5.800 | 20.500 | 5.800 | 20.500 | 2.600 | 5.900 |
|  | HOUR |  | - | 6.200 | 22.500 | 6.200 | 22.500 | 6.200 | 22.500 | 3.000 | 5.300 |
|  | LDDT = | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 8.200 | 25.500 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ANDDT= | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT= | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDDT <> | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | When not executed |  |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | ANDDT<> | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT<> | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDDT> | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ANDDT> | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 8.200 | 25.500 | 7.200 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 8.200 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT> | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 8.200 | 25.500 | 7.400 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 8.200 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDDT<= | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ANDDT<= | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT<= | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDDT< | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ANDDT< | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT< | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDDT>= | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | When not executed |  |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | ANDDT>= | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.200 | 23.400 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.200 |
|  | ORDT>= | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.400 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDTM= | Comparison of specified date | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | Comparison of current date | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  | ANDTM= | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM $=$ | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDTM<> | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ANDTM<> | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM<> | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDTM> | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  | ANDTM> | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM> | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDTM<= | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | When not executed |  |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | ANDTM<= | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM<= | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDTM< | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  | ANDTM< | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM< | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.200 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.000 |
|  | LDTM>= | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.300 | 23.300 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | When not executed |  |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  | ANDTM>= | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.600 | 21.900 |
|  | ORTM>= | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.160 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 7.000 | 23.000 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 5.900 | 22.100 |
|  | S.DATERD |  | - | 9.250 | 51.000 | 9.250 | 51.000 | 9.250 | 51.000 | 7.500 | 23.400 |
|  | S.DATE + | No digit increase |  | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 9.100 | 23.400 |
|  |  | Digit increase |  | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 8.900 | 22.200 |
|  | S.DATE - | No digit increase |  | 17.600 | 75.300 | 17.600 | 75.300 | 17.600 | 75.300 | 9.000 | 22.200 |
|  |  | Digit increase |  | 16.900 | 75.300 | 16.900 | 75.300 | 16.900 | 75.300 | 9.800 | 22.100 |
|  | PSTOP | - |  | 82.200 | 199.000 | 82.200 | 199.000 | 82.200 | 199.000 | 61.400 | 84.500 |
|  | POFF | - |  | 82.600 | 198.000 | 82.600 | 198.000 | 82.600 | 198.000 | 121.000 | 246.000 |
|  | PSCAN | - |  | 83.600 | 200.000 | 83.600 | 200.000 | 83.600 | 200.000 | 126.000 | 232.000 |
|  | WDT | - |  | 2.900 | 12.000 | 2.900 | 12.000 | 2.900 | 12.000 | 1.300 | 3.000 |
|  | DUTY | - |  | 7.700 | 27.500 | 7.700 | 27.500 | 7.700 | 27.500 | 4.900 | 24.300 |
|  | TIMCHK | - |  | 5.350 | 24.500 | 5.350 | 24.500 | 5.350 | 24.500 | 7.400 | 23.300 |
|  | ZRRDB | File register of standard RAM |  | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 2.400 | 2.600 |
|  |  | File register of SRAM card |  | - | - | - | - | - | - | 2.500 | 2.800 |
|  | ZRWRB | File register of standard RAM |  | 5.400 | 5.500 | 5.400 | 5.500 | 5.400 | 5.500 | 3.100 | 3.300 |
|  |  | File register of SRAM card |  | - | - | - | - | - | - | 3.300 | 3.600 |
|  | ADRSET | - |  | 2.400 | 6.650 | 2.400 | 6.650 | 2.400 | 6.650 | 4.200 | 4.900 |
|  | ZPUSH | - |  | 9.200 | 20.500 | 9.200 | 20.500 | 9.200 | 20.500 | 6.900 | 14.000 |
|  | ZPOP | - |  | 9.000 | 15.500 | 9.000 | 15.500 | 9.000 | 15.500 | 7.500 | 12.500 |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q00UJCPU |  | Q00UCPU |  | Q01UCPU |  | Q02UCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Multiple <br> CPU <br> dedicated <br> instruction | S.TO n1 n2 n3 n4 (D) | Writing to host CPU shared memory | n4 = 1 | 64.600 | 78.100 | 64.600 | 78.100 | 64.600 | 78.100 | 64.600 | 78.100 |
|  |  |  | $\mathrm{n} 4=320$ | 115.000 | 126.000 | 115.000 | 126.000 | 115.000 | 126.000 | 154.000 | 126.000 |
|  | TO n1 n2 © n3 | Writing to host CPU shared memory | n3 = 1 | 12.700 | 62.200 | 12.700 | 62.200 | 12.700 | 62.200 | 8.300 | 58.200 |
|  |  |  | n3 = 320 | 63.500 | 112.300 | 63.500 | 112.300 | 63.500 | 112.300 | 56.200 | 107.800 |
|  | DTO n1 n2 (S) n3 | Writing to host CPU shared memory | n3 $=1$ | 13.500 | 62.300 | 13.500 | 62.300 | 13.500 | 62.300 | 8.600 | 58.300 |
|  |  |  | n3 = 320 | 112.900 | 160.800 | 112.900 | 160.800 | 112.900 | 160.800 | 106.800 | 157.300 |
|  | FROM n1 n2 (D) n3 | Reading from host CPU shared memory | n3 = 1 | 12.100 | 58.700 | 12.100 | 58.700 | 12.100 | 58.700 | 8.400 | 52.600 |
|  |  |  | n3 = 320 | 56.000 | 101.700 | 56.000 | 101.700 | 56.000 | 101.700 | 51.700 | 96.600 |
|  |  | Reading from other CPU shared memory | n3 = 1 | 24.400 | 82.900 | 24.400 | 82.900 | 24.400 | 82.900 | 16.600 | 37.000 |
|  |  |  | n3 $=320$ | 152.000 | 243.000 | 152.000 | 243.000 | 152.000 | 243.000 | 153.000 | 185.000 |
|  |  |  | n3 $=1000$ | 418.000 | 518.000 | 418.000 | 518.000 | 418.000 | 518.000 | 432.000 | 485.000 |
|  | DFRO n1 n2 (D) n3 | Reading from host CPU shared memory | n3 = 1 | 12.100 | 58.700 | 12.100 | 58.700 | 12.100 | 58.700 | 8.800 | 53.400 |
|  |  |  | n3 = 320 | 97.400 | 143.700 | 97.400 | 143.700 | 97.400 | 143.700 | 94.900 | 139.600 |
|  |  | Reading from other CPU shared memory | n3 = 1 | 24.800 | 94.200 | 24.800 | 94.200 | 24.800 | 94.200 | 16.600 | 47.300 |
|  |  |  | n3 $=320$ | 276.000 | 367.000 | 276.000 | 367.000 | 276.000 | 367.000 | 278.000 | 339.000 |
|  |  |  | n3 $=1000$ | 799.000 | 892.000 | 799.000 | 892.000 | 799.000 | 892.000 | 841.000 | 892.000 |

## Remark

For the instructions for which a rise execution instruction $(\square P)$ is not specified, the processing time is the same as an ON execution instruction.

## Example WORDP instruction and TOP instruction

(b) When using Q03UD(E)JCPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU, and Q100UDEHCPU



| Category | Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Q03 UD(E)CPU |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | Q10/Q13/Q20/ Q26UD(E)HCPU |  | Q50/Q100 UDEHCPU |  |
|  |  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | ANDED<= | Double precision | When not executed |  |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  |  |  | When | In conductive status | 3.800 | 7.700 | 3.300 | 7.200 | 3.300 | 7.200 | 3.300 | 7.200 |
|  |  |  | executed | In non-conductive status | 3.900 | 7.700 | 3.500 | 7.400 | 3.500 | 7.400 | 3.500 | 7.400 |
|  |  |  | Wh | en not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | ORED<= |  | When | In conductive status | 4.100 | 9.600 | 3.700 | 9.200 | 3.700 | 9.200 | 3.700 | 9.200 |
|  |  |  | executed | In non-conductive status | 4.100 | 9.600 | 3.700 | 9.200 | 3.700 | 9.200 | 3.700 | 9.200 |
|  |  | Double | In c | onductive status | 4.300 | 8.300 | 3.800 | 7.600 | 3.800 | 7.600 | 3.800 | 7.600 |
|  | LDED< | precision | In non | -conductive status | 3.700 | 7.900 | 3.500 | 7.400 | 3.500 | 7.400 | 3.500 | 7.400 |
|  |  |  | Wh | en not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | ANDED< |  | When | In conductive status | 3.800 | 7.800 | 3.300 | 7.300 | 3.300 | 7.300 | 3.300 | 7.300 |
|  |  |  | executed | In non-conductive status | 3.900 | 7.900 | 3.400 | 3.900 | 3.400 | 3.900 | 3.400 | 3.900 |
|  |  |  | Wh | en not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | ORED< |  | When | In conductive status | 4.100 | 9.600 | 3.700 | 9.200 | 3.700 | 9.200 | 3.700 | 9.200 |
|  |  |  | executed | In non-conductive status | 4.000 | 9.600 | 3.700 | 9.200 | 3.700 | 9.200 | 3.700 | 9.200 |
|  |  | Double | In c | onductive status | 4.100 | 9.600 | 3.600 | 9.000 | 3.600 | 9.000 | 3.600 | 9.000 |
|  | LD | precision | In non | -conductive status | 4.100 | 9.600 | 3.600 | 8.900 | 3.600 | 8.900 | 3.600 | 8.900 |
|  |  |  | Wh | en not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | ANDED>= |  | When | In conductive status | 3.800 | 7.900 | 3.400 | 7.400 | 3.400 | 7.400 | 3.400 | 7.400 |
|  |  |  | executed | In non-conductive status | 3.900 | 8.100 | 3.400 | 7.500 | 3.400 | 7.500 | 3.400 | 7.500 |
|  |  |  | Wh | en not executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | ORED>= |  | When | In conductive status | 4.100 | 9.600 | 3.700 | 9.200 | 3.700 | 9.200 | 3.700 | 9.200 |
|  |  |  | executed | In non-conductive status | 4.000 | 7.200 | 3.600 | 6.600 | 3.600 | 6.600 | 3.600 | 6.600 |
|  |  |  | In conduc | ctive status | 5.300 | 8.900 | 4.700 | 8.100 | 4.700 | 8.100 | 4.700 | 8.100 |
|  | LDS $=$ |  | In non-cond | ductive status | 4.700 | 9.000 | 4.200 | 8.200 | 4.200 | 8.200 | 4.200 | 8.200 |
|  |  |  | When no | t executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | AND\$= | When | cecuted | In conductive status | 4.400 | 6.800 | 3.900 | 6.400 | 3.900 | 6.400 | 3.900 | 6.400 |
|  |  | When ex | decuted | In non-conductive status | 4.500 | 6.700 | 4.000 | 6.300 | 4.000 | 6.300 | 4.000 | 6.300 |
|  |  |  | When no | t executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | OR\$ $=$ | Wh | ted | In conductive status | 5.100 | 8.200 | 4.200 | 7.600 | 4.200 | 7.600 | 4.200 | 7.600 |
|  |  | When | cuted | In non-conductive status | 5.000 | 8.100 | 4.000 | 7.200 | 4.000 | 7.200 | 4.000 | 7.200 |
|  | LD\$<> |  | In conduc | ctive status | 4.800 | 8.100 | 4.300 | 7.500 | 4.300 | 7.500 | 4.300 | 7.500 |
|  | LD\$<> |  | In non-cond | ductive status | 4.700 | 8.400 | 4.200 | 7.800 | 4.200 | 7.800 | 4.200 | 7.800 |
|  |  |  | When no | t executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | AND\$<> | When | cuted | In conductive status | 4.300 | 5.500 | 4.100 | 5.100 | 4.100 | 5.100 | 4.100 | 5.100 |
|  |  | When | decuted | In non-conductive status | 4.500 | 5.900 | 4.400 | 5.400 | 4.400 | 5.400 | 4.400 | 5.400 |
|  |  |  | When no | t executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | OR\$<> | Wh | xecuted | In conductive status | 5.200 | 7.300 | 4.100 | 6.700 | 4.100 | 6.700 | 4.100 | 6.700 |
|  |  | When ex | cuted | In non-conductive status | 5.100 | 7.200 | 4.100 | 6.700 | 4.100 | 6.700 | 4.100 | 6.700 |
|  | D\$> |  | In conduc | ctive status | 4.800 | 7.200 | 4.300 | 6.700 | 4.300 | 6.700 | 4.300 | 6.700 |
|  | LD\$> |  | In non-cond | ductive status | 4.800 | 7.700 | 4.200 | 7.100 | 4.200 | 7.100 | 4.200 | 7.100 |
|  |  |  | When no | t executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | AND\$> | When | cuted | In conductive status | 4.500 | 7.100 | 4.000 | 6.700 | 4.000 | 6.700 | 4.000 | 6.700 |
|  |  | When ex | ecuted | In non-conductive status | 4.600 | 7.600 | 4.300 | 7.000 | 4.300 | 7.000 | 4.300 | 7.000 |
|  |  |  | When no | t executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | OR\$> | When | cuted | In conductive status | 5.100 | 6.800 | 4.300 | 6.200 | 4.300 | 6.200 | 4.300 | 6.200 |
|  |  | When ex | xecuted | In non-conductive status | 5.200 | 7.200 | 4.300 | 6.600 | 4.300 | 6.600 | 4.300 | 6.600 |
|  | LD\$ |  | In conduc | ctive status | 5.000 | 6.300 | 4.400 | 5.700 | 4.400 | 5.700 | 4.400 | 5.700 |
|  | LD\$<= |  | In non-cond | ductive status | 4.800 | 6.400 | 4.200 | 5.800 | 4.200 | 5.800 | 4.200 | 5.800 |
|  |  |  | When no | t executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | AND\$<= | When | cocuted | In conductive status | 4.600 | 7.600 | 4.100 | 7.200 | 4.100 | 7.200 | 4.100 | 7.200 |
|  |  | When ex | executed | In non-conductive status | 4.700 | 7.700 | 4.200 | 7.300 | 4.200 | 7.300 | 4.200 | 7.300 |
|  |  |  | When no | t executed |  | 0.060 |  | 0.0285 |  | 0.0285 |  | 0.0285 |
|  | OR $\$<=$ | When | cuted | In conductive status | 4.700 | 7.700 | 4.400 | 7.200 | 4.400 | 7.200 | 4.400 | 7.200 |
|  |  | When ex | executed | In non-conductive status | 4.600 | 7.600 | 4.400 | 7.100 | 4.400 | 7.100 | 4.400 | 7.100 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | LD\$< | In conductive status |  | 4.800 | 8.100 | 4.500 | 7.500 | 4.500 | 7.500 | 4.500 | 7.500 |
|  |  | In non-conductive status |  | 5.000 | 8.300 | 4.500 | 7.900 | 4.500 | 7.900 | 4.500 | 7.900 |
|  | AND\$< | When not executed |  |  | 0.060 | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When | In conductive status | 4.500 | 7.100 | 4.000 | 6.600 | 4.000 | 6.600 | 4.000 | 6.600 |
|  |  | executed | In non-conductive status | 4.900 | 7.500 | 4.400 | 7.100 | 4.400 | 7.100 | 4.400 | 7.100 |
|  | OR\$< | When not executed |  |  | 0.060 | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.100 | 7.800 | 4.100 | 7.200 | 4.100 | 7.200 | 4.100 | 7.200 |
|  |  |  | In non-conductive status | 5.000 | 8.100 | 4.100 | 7.600 | 4.100 | 7.600 | 4.100 | 7.600 |
|  | LD\$>= | In conductive status |  | 4.800 | 6.700 | 4.500 | 6.200 | 4.500 | 6.200 | 4.500 | 6.200 |
|  |  | In non-conductive status |  | 5.000 | 6.700 | 4.400 | 6.300 | 4.400 | 6.300 | 4.400 | 6.300 |
|  | AND\$>= | When not executed |  |  | 0.060 | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 4.400 | 6.800 | 4.100 | 6.300 | 4.100 | 6.300 | 4.100 | 6.300 |
|  |  |  | In non-conductive status | 4.500 | 7.000 | 4.200 | 6.600 | 4.200 | 6.600 | 4.200 | 6.600 |
|  | OR\$>= | When not executed |  |  | 0.060 | 0.0285 |  | 0.0285 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.400 | 6.600 | 4.100 | 5.800 | 4.100 | 5.800 | 4.100 | 5.800 |
|  |  |  | In non-conductive status | 5.300 | 6.300 | 4.100 | 5.700 | 4.100 | 5.700 | 4.100 | 5.700 |
|  | $\begin{aligned} & \text { BKCMP = } \\ & \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 8.200 | 10.700 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 61.800 | 46.400 | 48.700 | 46.400 | 48.700 | 46.400 | 48.700 |
|  | BKCMP<> (S1) (52) (D) n |  | $\mathrm{n}=1$ | 8.200 | 10.700 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 59.500 | 63.300 | 45.600 | 50.400 | 45.600 | 50.400 | 45.600 | 50.400 |
|  | $\begin{aligned} & \hline \text { BKCMP> } \\ & \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 8.200 | 10.800 | 7.500 | 10.100 | 7.500 | 10.100 | 7.500 | 10.100 |
|  |  |  | $\mathrm{n}=96$ | 59.500 | 63.400 | 47.700 | 50.500 | 47.700 | 50.500 | 47.700 | 50.500 |
|  | $\begin{aligned} & \text { BKCMP<= } \\ & \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 8.200 | 10.600 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 61.700 | 46.400 | 49.000 | 46.400 | 49.000 | 46.400 | 49.000 |
|  | BKCMP<$\text { (51) (s2) (D) } \mathrm{n}$ |  | $\mathrm{n}=1$ | 8.300 | 10.600 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 59.500 | 63.600 | 47.600 | 50.500 | 47.600 | 50.500 | 47.600 | 50.500 |
|  | $\begin{aligned} & \text { BKCMP>= } \\ & \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 8.200 | 10.900 | 7.500 | 10.000 | 7.500 | 10.000 | 7.500 | 10.000 |
|  |  |  | $\mathrm{n}=96$ | 57.400 | 62.000 | 46.400 | 48.900 | 46.400 | 48.900 | 46.400 | 48.900 |
|  | $\begin{aligned} & \text { DBKCMP = } \\ & \text { (S1) (S2) © } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | DBKCMP<> (51) (S2) (D) n |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | $\begin{aligned} & \text { DBKCMP> } \\ & \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | $\begin{aligned} & \text { DBKCMP<= } \\ & \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | $\begin{aligned} & \text { DBKCMP< } \\ & \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | $\begin{aligned} & \text { DBKCMP>= } \\ & \text { (S1) (S2) © } \mathrm{n} \end{aligned}$ |  | $\mathrm{n}=1$ | 9.250 | 14.000 | 8.600 | 13.000 | 8.600 | 13.000 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 67.500 | 47.900 | 52.800 | 47.900 | 52.800 | 47.900 | 52.800 |
|  | DB + (S) (D) | When executed |  | 4.900 | 7.000 | 4.600 | 6.400 | 4.600 | 6.400 | 4.600 | 6.400 |
|  | DB + (51) (32) (D) | When executed |  | 5.200 | 7.300 | 4.800 | 6.700 | 4.800 | 6.700 | 4.800 | 6.700 |
|  | DB - (S) (D) | When executed |  | 4.900 | 6.600 | 4.700 | 6.000 | 4.700 | 6.000 | 4.700 | 6.000 |
|  | DB - (51) (32) (D) | When executed |  | 5.200 | 7.500 | 4.800 | 6.600 | 4.800 | 6.600 | 4.800 | 6.600 |
|  | DB * (S1) (32) (D) | When executed |  | 8.300 | 12.100 | 8.100 | 11.600 | 8.100 | 11.600 | 8.100 | 11.600 |
|  | DB/ (S1) (52) (D) | When executed |  | 6.100 | 9.100 | 5.800 | 8.800 | 5.800 | 8.800 | 5.800 | 8.800 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | Q10/Q13/Q20/Q26UD(E)HCPU |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction |  | Double precision | (S) $=0$, (D) $=0$ | 4.800 | 8.000 | 4.300 | 7.200 | 4.300 | 7.200 | 4.300 | 7.200 |
|  | (S) (D) |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 4.800 | 8.000 | 4.300 | 7.200 | 4.300 | 7.200 | 4.300 | 7.200 |
|  |  | Double precision | (S1) $=0$, (52) $=0$ | 5.500 | 9.800 | 4.800 | 9.200 | 4.800 | 9.200 | 4.800 | 9.200 |
|  | (S1) (S2) (D) |  | (S1) $=2^{1023}$, (32) $=2^{1023}$ | 5.500 | 9.800 | 4.800 | 9.200 | 4.800 | 9.200 | 4.800 | 9.200 |
|  |  | Double precision | (S) $=0$, (D) $=0$ | 5.000 | 8.200 | 4.400 | 7.500 | 4.400 | 7.500 | 4.400 | 7.500 |
|  | (S) (D) |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 5.000 | 8.200 | 4.400 | 7.500 | 4.400 | 7.500 | 4.400 | 7.500 |
|  |  | Double precision | (S1) $=0$, (32) $=0$ | 4.400 | 8.100 | 3.800 | 7.500 | 3.800 | 7.500 | 3.800 | 7.500 |
|  | (51) (32) (D) |  | (51) $=2^{1023}$, (32) $=2^{1023}$ | 4.400 | 8.100 | 3.800 | 7.500 | 3.800 | 7.500 | 3.800 | 7.500 |
|  |  | Double precision | (51) $=0$, (32) $=0$ | 5.800 | 9.500 | 5.100 | 8.800 | 5.100 | 8.800 | 5.100 | 8.800 |
|  | (51) (52) (D) |  | (S1) $=2^{1023}$, (32) $=2^{1023}$ | 5.800 | 9.500 | 5.100 | 8.800 | 5.100 | 8.800 | 5.100 | 8.800 |
|  | ED / (51) (32) (D) | Double precision | (51) $=2^{1023}$, (52) $=2^{1023}$ | 6.600 | 10.600 | 5.900 | 10.000 | 5.900 | 10.000 | 5.900 | 10.000 |
|  | $\begin{aligned} & \mathrm{BK}+ \\ & \text { (S1) (S2) (D) } \mathrm{n} \end{aligned}$ | $\mathrm{n}=1$ |  | 9.100 | 11.200 | 8.500 | 10.600 | 8.500 | 10.600 | 8.500 | 10.600 |
|  |  | $\mathrm{n}=96$ |  | 60.700 | 62.900 | 44.600 | 47.000 | 44.600 | 47.000 | 44.600 | 47.000 |
|  | BK - <br> (S1) (S2) (D) $n$ |  | $\mathrm{n}=1$ | 9.700 | 12.000 | 8.900 | 11.300 | 8.900 | 11.300 | 8.900 | 11.300 |
|  |  |  | $\mathrm{n}=96$ | 61.300 | 63.600 | 45.600 | 47.900 | 45.600 | 47.900 | 45.600 | 47.900 |
|  | DBK + <br> (S1) (52) (D) $n$ |  | $\mathrm{n}=1$ | 7.000 | 10.700 | 6.450 | 9.950 | 6.450 | 9.950 | 6.450 | 9.950 |
|  |  |  | $\mathrm{n}=96$ | 59.400 | 63.100 | 43.700 | 47.500 | 43.700 | 47.500 | 43.700 | 47.500 |
|  | DBK - <br> (S1) (S2) (D) n |  | $\mathrm{n}=1$ | 7.000 | 10.700 | 6.450 | 9.950 | 6.450 | 9.950 | 6.450 | 9.950 |
|  |  |  | $\mathrm{n}=96$ | 59.400 | 63.100 | 43.700 | 47.500 | 43.700 | 47.500 | 43.700 | 47.500 |
|  | \$ + (S) (D) |  | - | 8.800 | 14.600 | 8.100 | 13.900 | 8.100 | 13.900 | 8.100 | 13.900 |
|  | \$ + (51) (52) (D) |  | - | 7.300 | 11.100 | 6.500 | 10.300 | 6.500 | 10.300 | 6.500 | 10.300 |
|  | FLTD | Double precision | (S) $=0$ | 2.300 | 5.000 | 1.800 | 4.700 | 1.800 | 4.700 | 1.800 | 4.700 |
|  |  |  | (S) $=7 \mathrm{FFF}_{\mathrm{H}}$ | 2.500 | 5.200 | 2.200 | 4.800 | 2.200 | 4.800 | 2.200 | 4.800 |
|  | DFLTD | Double precision | (S) $=0$ | 2.400 | 5.200 | 2.000 | 4.900 | 2.000 | 4.900 | 2.000 | 4.900 |
|  |  |  | (S) $=7 \mathrm{FFFFFFF} \mathrm{H}_{\mathrm{H}}$ | 2.700 | 5.400 | 2.300 | 5.100 | 2.300 | 5.100 | 2.300 | 5.100 |
|  | INTD | Double precision | (S) $=0$ | 2.700 | 4.100 | 2.200 | 4.100 | 2.200 | 4.100 | 2.200 | 4.100 |
|  |  |  | (S) $=32766.5$ | 3.700 | 5.900 | 3.200 | 5.600 | 3.200 | 5.600 | 3.200 | 5.600 |
|  | DINTD | Double precision | (S) $=0$ | 2.600 | 3.900 | 2.200 | 3.400 | 2.200 | 3.400 | 2.200 | 3.400 |
|  |  |  | (S) $=1234567890.3$ | 3.400 | 5.600 | 3.000 | 5.100 | 3.000 | 5.100 | 3.000 | 5.100 |
|  | DBL | When executed |  | 2.700 | 3.400 | 2.300 | 2.700 | 2.300 | 2.700 | 2.300 | 2.700 |
|  | WORD | When executed |  | 2.900 | 4.300 | 2.600 | 3.600 | 2.600 | 3.600 | 2.600 | 3.600 |
|  | GRY | When executed |  | 2.700 | 3.900 | 2.300 | 3.400 | 2.300 | 3.400 | 2.300 | 3.400 |
|  | DGRY | When executed |  | 2.900 | 3.500 | 2.500 | 3.000 | 2.500 | 3.000 | 2.500 | 3.000 |
|  | GBIN | When executed |  | 4.000 | 4.800 | 3.800 | 4.300 | 3.800 | 4.300 | 3.800 | 4.300 |
|  | DGBIN | When executed |  | 5.500 | 6.100 | 5.000 | 5.900 | 5.000 | 5.900 | 5.000 | 5.900 |
|  | NEG | When executed |  | 2.400 | 3.900 | 2.000 | 3.300 | 2.000 | 3.300 | 2.000 | 3.300 |
|  | DNEG | When executed |  | 2.500 | 3.700 | 2.500 | 3.300 | 2.500 | 3.300 | 2.500 | 3.300 |
|  | ENEG |  | ating point $=0$ | 2.500 | 3.300 | 2.300 | 2.800 | 2.300 | 2.800 | 2.300 | 2.800 |
|  |  |  | ting point $=-1.0$ | 2.700 | 4.500 | 2.500 | 3.900 | 2.500 | 3.900 | 2.500 | 3.900 |
|  | EDNEG |  | ating point $=0$ | 2.200 | 3.500 | 1.800 | 3.100 | 1.800 | 3.100 | 1.800 | 3.100 |
|  |  |  | ting point $=-1.0$ | 2.400 | 3.500 | 1.900 | 3.000 | 1.900 | 3.000 | 1.900 | 3.000 |
|  | BKBCD (S) (D) n |  | $\mathrm{n}=1$ | 6.600 | 8.900 | 5.900 | 8.200 | 5.900 | 8.200 | 5.900 | 8.200 |
|  |  |  | $\mathrm{n}=96$ | 71.300 | 74.100 | 61.000 | 63.400 | 61.000 | 63.400 | 61.000 | 63.400 |
|  | BKBIN (S) ( n |  | $\mathrm{n}=1$ | 6.500 | 9.800 | 5.600 | 9.300 | 5.600 | 9.300 | 5.600 | 9.300 |
|  |  |  | $\mathrm{n}=96$ | 56.300 | 59.500 | 49.200 | 52.500 | 49.200 | 52.500 | 49.200 | 52.500 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | Q04/Q06 UD(E)HCPU |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | $\begin{aligned} & \text { Q50/Q100 } \\ & \text { UDEHCPU } \end{aligned}$ |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Basic instruction | ECON | - | 2.600 | 5.400 | 2.100 | 4.500 | 2.100 | 4.500 | 2.100 | 4.500 |
|  | EDCON | - | 2.800 | 5.400 | 2.500 | 5.400 | 2.500 | 5.400 | 2.500 | 5.400 |
|  | EDMOV | - | 2.300 | 5.500 | 1.700 | 5.000 | 1.700 | 5.000 | 1.700 | 5.000 |
|  | \$MOV | Character string to be transferred $=0$ | 4.000 | 6.300 | 3.400 | 5.600 | 3.400 | 5.600 | 3.400 | 5.600 |
|  |  | Character string to be transferred $=32$ | 14.600 | 16.500 | 11.400 | 13.300 | 11.400 | 13.300 | 11.400 | 13.300 |
|  | BXCH (11) (12) n | $\mathrm{n}=1$ | 6.200 | 7.900 | 5.500 | 7.300 | 5.500 | 7.300 | 5.500 | 7.300 |
|  |  | $\mathrm{n}=96$ | 67.000 | 68.800 | 47.300 | 49.300 | 47.300 | 49.300 | 47.300 | 49.300 |
|  | SWAP | - | 2.400 | 2.700 | 1.900 | 2.200 | 1.900 | 2.200 | 1.900 | 2.200 |
|  | GOEND | - | 0.500 |  | 0.500 |  | 0.500 |  | 0.500 |  |
|  | DI | - | 1.800 | 2.200 | 1.500 | 1.800 | 1.500 | 1.800 | 1.500 | 1.800 |
|  | EI | - | 3.100 | 3.800 | 3.000 | 3.300 | 3.000 | 3.300 | 3.000 | 3.300 |
|  | IMASK | - | 9.800 | 13.300 | 7.200 | 10.500 | 7.200 | 10.500 | 7.200 | 10.500 |
|  | IRET | - |  | 1.000 | 1.000 |  | 1.000 |  | 1.000 |  |
|  | RFS X n | $\mathrm{n}=1$ | 4.200 | 5.900 | 3.700 | 5.600 | 3.700 | 5.600 | 3.700 | 5.600 |
|  |  | $\mathrm{n}=96$ | 11.400 | 13.800 | 10.700 | 12.400 | 10.700 | 12.400 | 10.700 | 12.400 |
|  | RFS Y n | $\mathrm{n}=1$ | 3.800 | 4.800 | 3.400 | 4.800 | 3.400 | 4.800 | 3.400 | 4.800 |
|  |  | $\mathrm{n}=96$ | 8.500 | 9.500 | 8.100 | 8.900 | 8.100 | 8.900 | 8.100 | 8.900 |
|  | UDCNT1 | - | 0.900 | 1.500 | 0.500 | 0.983 | 0.500 | 0.983 | 0.500 | 0.983 |
|  | UDCNT2 | - | 0.900 | 1.700 | 0.600 | 1.300 | 0.600 | 1.300 | 0.600 | 1.300 |
|  | TTMR | - | 3.900 | 6.100 | 3.400 | 5.400 | 3.400 | 5.400 | 3.400 | 5.400 |
|  | STMR | - | 6.800 | 13.500 | 5.800 | 12.500 | 5.800 | 12.500 | 5.800 | 12.500 |
|  | ROTC | - | 9.000 | 10.500 | 8.000 | 9.400 | 8.000 | 9.400 | 8.000 | 9.400 |
|  | RAMP | - | 5.900 | 8.800 | 5.200 | 8.400 | 5.200 | 8.400 | 5.200 | 8.400 |
|  | SPD | - | 0.900 | 1.900 | 0.500 | 1.400 | 0.500 | 1.400 | 0.500 | 1.400 |
|  | PLSY | - | 1.900 | 2.200 | 1.500 | 1.800 | 1.500 | 1.800 | 1.500 | 1.800 |
|  | PWM | - | 1.200 | 1.600 | 0.900 | 1.200 | 0.900 | 1.200 | 0.900 | 1.200 |
|  | MTR | - | 10.400 | 19.800 | 9.400 | 10.000 | 9.400 | 10.000 | 9.400 | 10.000 |
| Application instruction | BKAND (51) (52) (D) n | $\mathrm{n}=1$ | 9.000 | 11.700 | 8.300 | 11.000 | 8.300 | 11.000 | 8.300 | 11.000 |
|  |  | $\mathrm{n}=96$ | 57.400 | 63.100 | 43.800 | 47.300 | 43.800 | 47.300 | 43.800 | 47.300 |
|  | BKOR (51) (52) (D) n | $\mathrm{n}=1$ | 7.700 | 10.000 | 7.700 | 9.500 | 7.700 | 9.500 | 7.700 | 9.500 |
|  |  | $\mathrm{n}=96$ | 57.400 | 61.900 | 44.300 | 45.800 | 44.300 | 45.800 | 44.300 | 45.800 |
|  | BKXOR (S1) (S2) (D) n | $\mathrm{n}=1$ | 7.800 | 10.100 | 7.300 | 9.200 | 7.300 | 9.200 | 7.300 | 9.200 |
|  |  | $\mathrm{n}=96$ | 57.300 | 61.500 | 43.800 | 45.800 | 43.800 | 45.800 | 43.800 | 45.800 |
|  | BKXNR (S1) (2) (D) n | $\mathrm{n}=1$ | 7.800 | 9.600 | 7.600 | 8.900 | 7.600 | 8.900 | 7.600 | 8.900 |
|  |  | $\mathrm{n}=96$ | 57.400 | 61.400 | 43.900 | 45.300 | 43.900 | 45.300 | 43.900 | 45.300 |
|  | BSFR (D) n | $\mathrm{n}=1$ | 3.700 | 5.400 | 3.200 | 4.800 | 3.200 | 4.800 | 3.200 | 4.800 |
|  |  | $\mathrm{n}=96$ | 6.900 | 9.000 | 5.800 | 7.700 | 5.800 | 7.700 | 5.800 | 7.700 |
|  | BSFL ( ${ }^{\text {n }}$ | $\mathrm{n}=1$ | 4.100 | 5.900 | 3.400 | 5.100 | 3.400 | 5.100 | 3.400 | 5.100 |
|  |  | $\mathrm{n}=96$ | 7.100 | 9.100 | 6.000 | 7.900 | 6.000 | 7.900 | 6.000 | 7.900 |
|  | SFTBR (D) n 1 n 2 | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 7.950 | 17.500 | 7.600 | 16.900 | 7.600 | 16.900 | 7.600 | 16.900 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 7.950 | 17.500 | 7.550 | 16.900 | 7.550 | 16.900 | 7.550 | 16.900 |
|  | SFTBL (D) n 1 n 2 | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 7.950 | 17.900 | 7.500 | 17.400 | 7.500 | 17.400 | 7.500 | 17.400 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 7.900 | 17.800 | 7.500 | 17.300 | 7.500 | 17.300 | 7.500 | 17.300 |
|  | SFTWR (D) n 1 n 2 | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 5.950 | 10.600 | 4.600 | 8.700 | 4.600 | 8.700 | 4.600 | 8.700 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 5.900 | 10.600 | 4.600 | 8.700 | 4.600 | 8.700 | 4.600 | 8.700 |
|  | SFTWL (D) n 1 n 2 | $\mathrm{n} 1=16 / \mathrm{n} 2=1$ | 5.950 | 10.700 | 4.550 | 8.700 | 4.550 | 8.700 | 4.550 | 8.700 |
|  |  | $\mathrm{n} 1=16 / \mathrm{n} 2=15$ | 5.950 | 10.700 | 4.600 | 8.800 | 4.600 | 8.800 | 4.600 | 8.800 |
|  | BSET (D) n | $\mathrm{n}=1$ | 3.000 | 3.400 | 2.500 | 2.800 | 2.500 | 2.800 | 2.500 | 2.800 |
|  |  | $\mathrm{n}=15$ | 3.000 | 3.500 | 2.500 | 2.800 | 2.500 | 2.800 | 2.500 | 2.800 |
|  | BRST ( ) n | $\mathrm{n}=1$ | 3.000 | 3.400 | 2.600 | 2.800 | 2.600 | 2.800 | 2.600 | 2.800 |
|  |  | $\mathrm{n}=15$ | 3.000 | 3.400 | 2.500 | 2.800 | 2.500 | 2.800 | 2.500 | 2.800 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Q03 UD(E)CPU |  | Q04/Q06 <br> UD(E)HCPU |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | TEST | When executed |  | 4.400 | 5.300 | 3.700 | 4.700 | 3.700 | 4.700 | 3.700 | 4.700 |
|  | DTEST | When executed |  | 4.500 | 5.400 | 3.900 | 4.800 | 3.900 | 4.800 | 3.900 | 4.800 |
|  | BKRST (D) n |  | = 1 | 4.300 | 4.600 | 3.700 | 4.100 | 3.700 | 4.100 | 3.700 | 4.100 |
|  |  |  | = 96 | 6.000 | 6.800 | 5.100 | 6.000 | 5.100 | 6.000 | 5.100 | 6.000 |
|  | SER (51) (52) (D) n | $\mathrm{n}=1$ | All match | 4.900 | 5.300 | 4.200 | 4.600 | 4.200 | 4.600 | 4.200 | 4.600 |
|  |  |  | None match | 5.000 | 5.300 | 4.200 | 4.600 | 4.200 | 4.600 | 4.200 | 4.600 |
|  |  | $\mathrm{n}=96$ | All match | 32.300 | 32.900 | 25.900 | 26.300 | 25.900 | 26.300 | 25.900 | 26.300 |
|  |  |  | None match | 32.400 | 32.900 | 25.900 | 26.300 | 25.900 | 26.300 | 25.900 | 26.300 |
|  | DSER (31) (3) (D) n | $\mathrm{n}=1$ | All match | 6.100 | 6.500 | 5.400 | 5.700 | 5.400 | 5.700 | 5.400 | 5.700 |
|  |  |  | None match | 6.200 | 6.600 | 5.500 | 5.900 | 5.500 | 5.900 | 5.500 | 5.900 |
|  |  | $\mathrm{n}=96$ | All match | 52.800 | 54.200 | 41.200 | 41.800 | 41.200 | 41.800 | 41.200 | 41.800 |
|  |  |  | None match | 52.800 | 54.200 | 41.200 | 41.800 | 41.200 | 41.800 | 41.200 | 41.800 |
|  | DSUM (S) (D) |  | 0 | 3.700 | 4.100 | 3.300 | 3.600 | 3.300 | 3.600 | 3.300 | 3.600 |
|  |  | (S) = FFFFFFFFF ${ }_{\mathrm{H}}$ |  | 3.800 | 4.100 | 3.200 | 3.700 | 3.200 | 3.700 | 3.200 | 3.700 |
|  | DECO (S) (D) n |  | $=2$ | 6.000 | 7.500 | 5.300 | 6.900 | 5.300 | 6.900 | 5.300 | 6.900 |
|  |  |  | = 8 | 8.100 | 9.300 | 6.800 | 7.800 | 6.800 | 7.800 | 6.800 | 7.800 |
|  | ENCO (S) (D) n | $\mathrm{n}=2$ | M1 = ON | 5.300 | 5.700 | 4.700 | 5.100 | 4.700 | 5.100 | 4.700 | 5.100 |
|  |  |  | M4 = ON | 5.200 | 5.700 | 4.600 | 5.000 | 4.600 | 5.000 | 4.600 | 5.000 |
|  |  | $\mathrm{n}=8$ | M1 = ON | 10.400 | 11.400 | 9.000 | 10.000 | 9.000 | 10.000 | 9.000 | 10.000 |
|  |  |  | M256 = ON | 5.700 | 6.800 | 5.100 | 6.100 | 5.100 | 6.100 | 5.100 | 6.100 |
|  | DIS (S) (D) n |  | = 1 | 4.400 | 5.300 | 3.800 | 4.600 | 3.800 | 4.600 | 3.800 | 4.600 |
|  |  |  | = 4 | 4.800 | 5.700 | 4.000 | 5.000 | 4.000 | 5.000 | 4.000 | 5.000 |
|  | UNI (S) ( n |  | = 1 | 5.000 | 5.300 | 3.500 | 4.800 | 3.500 | 4.800 | 3.500 | 4.800 |
|  |  |  | = 4 | 5.600 | 6.000 | 4.000 | 5.100 | 4.000 | 5.100 | 4.000 | 5.100 |
|  | NDIS |  | executed | 11.000 | 13.100 | 11.000 | 13.200 | 11.000 | 13.200 | 11.000 | 13.200 |
|  | NUNI |  | executed | 10.600 | 12.700 | 7.300 | 13.200 | 7.300 | 13.200 | 7.300 | 13.200 |
|  | WTOB (S) (D) n |  | $=1$ | 5.000 | 6.500 | 4.400 | 5.800 | 4.400 | 5.800 | 4.400 | 5.800 |
|  |  |  | =96 | 36.000 | 38.400 | 28.200 | 29.300 | 28.200 | 29.300 | 28.200 | 29.300 |
|  | BTOW (S) (D) n |  | = 1 | 5.100 | 6.100 | 4.600 | 5.500 | 4.600 | 5.500 | 4.600 | 5.500 |
|  |  |  | $=96$ | 29.900 | 32.000 | 22.800 | 23.800 | 22.800 | 23.800 | 22.800 | 23.800 |
|  | MAX (S) (D) n |  | = 1 | 4.300 | 6.900 | 4.000 | 6.100 | 4.000 | 6.100 | 4.000 | 6.100 |
|  |  |  | $=96$ | 31.200 | 33.500 | 24.700 | 27.000 | 24.700 | 27.000 | 24.700 | 27.000 |
|  | MIN (S) (D) n |  | = 1 | 4.400 | 6.800 | 4.000 | 6.000 | 4.000 | 6.000 | 4.000 | 6.000 |
|  |  |  | $=96$ | 30.300 | 34.800 | 26.500 | 28.300 | 26.500 | 28.300 | 26.500 | 28.300 |
|  | DMAX (S) (D) |  | = 1 | 4.800 | 9.100 | 4.800 | 8.100 | 4.800 | 8.100 | 4.800 | 8.100 |
|  |  |  | =96 | 56.400 | 62.200 | 47.100 | 49.600 | 47.100 | 49.600 | 47.100 | 49.600 |
|  | DMIN (S) (D) n |  | = 1 | 4.800 | 6.800 | 4.300 | 5.900 | 4.300 | 5.900 | 4.300 | 5.900 |
|  |  |  | = 96 | 55.400 | 60.200 | 45.400 | 47.400 | 45.400 | 47.400 | 45.400 | 47.400 |
|  | SORT (51) n (52) (11) (12) |  | , (32) $=1$ | 6.200 | 9.300 | 5.600 | 8.800 | 5.600 | 8.800 | 5.600 | 8.800 |
|  |  |  | , (32) $=16$ | 28,200 | 38,500 | 22,200 | 32,200 | 22,200 | 32,200 | 22,200 | 32,200 |
|  | DSORT (51) n (52) (11) (1) |  | , (32) $=1$ | 6.200 | 11,600 | 5.600 | 10,900 | 5.600 | 10,900 | 5.600 | 10,900 |
|  |  |  | , (52) $=16$ | 34,700 | 45,300 | 26,700 | 36,900 | 26,700 | 36,900 | 26,700 | 36,900 |
|  | WSUM (S) (D) n |  | = 1 | 4.800 | 6.200 | 4.200 | 5.500 | 4.200 | 5.500 | 4.200 | 5.500 |
|  |  |  | $=96$ | 26.900 | 28.700 | 21.300 | 22.300 | 21.300 | 22.300 | 21.300 | 22.300 |
|  | DWSUM (S) n |  | = 1 | 5.500 | 7.000 | 4.800 | 6.100 | 4.800 | 6.100 | 4.800 | 6.100 |
|  |  |  | = 96 | 53.000 | 56.300 | 42.700 | 44.000 | 42.700 | 44.000 | 42.700 | 44.000 |
|  | MEAN (S) (D) n |  | = 1 | 4.300 | 8.650 | 3.900 | 7.800 | 3.900 | 7.800 | 3.900 | 7.800 |
|  |  |  | = 96 | 16.000 | 21.400 | 12.900 | 18.000 | 12.900 | 18.000 | 12.900 | 18.000 |
|  | DMEAN (S) n |  | =1 | 5.700 | 10.600 | 5.300 | 9.950 | 5.300 | 9.950 | 5.300 | 9.950 |
|  |  |  | = 96 | 29.200 | 35.200 | 23.000 | 28.800 | 23.000 | 28.800 | 23.000 | 28.800 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | $\begin{aligned} & \text { Q50/Q100 } \\ & \text { UDEHCPU } \end{aligned}$ |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | NEXT | - | 0.940 | 1.400 | 0.770 | 1.200 | 0.770 | 1.200 | 0.770 | 1.200 |
|  | BREAK | - | 10.400 | 5.500 | 9.100 | 5.000 | 9.100 | 5.000 | 9.100 | 5.000 |
|  | RET | Return to original program | 2.000 | 3.000 | 1.600 | 2.600 | 1.600 | 2.600 | 1.600 | 2.600 |
|  |  | Return to other program | 2.300 | 3.700 | 2.000 | 3.100 | 2.000 | 3.100 | 2.000 | 3.100 |
|  | FCALL Pn | Internal file pointer | 3.100 | 4.400 | 2.700 | 3.600 | 2.700 | 3.600 | 2.700 | 3.600 |
|  |  | Common pointer | 4.000 | 5.700 | 3.600 | 5.100 | 3.600 | 5.100 | 3.600 | 5.100 |
|  | FCALL Pn S1 to (55) | - | 19.300 | 21.500 | 16.500 | 18.600 | 16.500 | 18.600 | 16.500 | 18.600 |
|  | ECALL * Pn <br> *: Program name | - | 70.300 | 82.300 | 65.900 | 77.600 | 65.900 | 77.600 | 65.900 | 77.600 |
|  | ECALL * Pn (51) to (55 <br> *: Program name | - | 101.000 | 114.000 | 91.800 | 105.000 | 91.800 | 105.000 | 91.800 | 105.000 |
|  | EFCALL * Pn <br> *: Program name | - | 70.700 | 82.800 | 66.200 | 78.100 | 66.200 | 78.100 | 66.200 | 78.100 |
|  | EFCALL * Pn (51) to (55) <br> *: Program name | - | 86.500 | 107.000 | 78.800 | 91.600 | 78.800 | 91.600 | 78.800 | 91.600 |
|  | XCALL | - | 3.800 | 5.700 | 3.700 | 5.200 | 3.700 | 5.200 | 3.700 | 5.200 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03 UD(E)CPU |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | $\begin{aligned} & \mathrm{COM} \\ & \mathrm{CCOM} \end{aligned}$ | When selecting I/O refresh only | 12.800 | 29.100 | 12.400 | 28.600 | 12.400 | 28.600 | 12.400 | 28.600 |
|  |  | When selecting CC-Link refresh only (master station side) | 16.000 | 39.500 | 15.500 | 39.100 | 15.500 | 39.100 | 15.500 | 39.100 |
|  |  | When selecting CC-Link refresh only (local station side) | 16.100 | 39.500 | 15.500 | 39.100 | 15.500 | 39.100 | 15.500 | 39.100 |
|  |  | - When selecting MELSECNET/H refresh only (Control station side) <br> - When selecting CC-Link IE Controller Network refresh only (Control station side) | 34.700 | 70.400 | 34.400 | 69.800 | 34.400 | 69.800 | 34.400 | 69.800 |
|  |  | - When selecting MELSECNET/H refresh only (Normal station side) <br> - When selecting CC-Link IE Controller Network refresh only (Normal station side) | 34.700 | 70.400 | 34.400 | 69.800 | 34.400 | 69.800 | 34.400 | 69.800 |
|  |  | When selecting CC-Link IE Field Network refresh only (master station side) | 17.000 | 38.800 | 16.600 | 38.000 | 16.600 | 38.000 | 16.600 | 38.000 |
|  |  | When selecting CC-Link IE Field Network refresh only (local station side) | 17.000 | 38.800 | 16.600 | 38.000 | 16.600 | 38.000 | 16.600 | 38.000 |
|  |  | When selecting intelli auto refresh only | 12.800 | 33.200 | 12.800 | 33.200 | 12.800 | 33.200 | 12.800 | 33.200 |
|  |  | When selecting I/O outside the group only (Input only) | 7.900 | 21.100 | 7.700 | 20.700 | 7.700 | 20.700 | 7.700 | 20.700 |
|  |  | When selecting I/O outside the group only (Output only) | 16.900 | 44.800 | 16.500 | 44.200 | 16.500 | 44.200 | 16.500 | 44.200 |
|  |  | When selecting I/O outside the group only (Both I/O) | 22.600 | 52.600 | 22.400 | 52.600 | 22.400 | 52.600 | 22.400 | 52.600 |
|  |  | When selecting refresh of multiple CPU high speed transmission area only | 13.000 | 33.800 | 12.700 | 33.200 | 12.700 | 33.200 | 12.700 | 33.200 |
|  |  | When selecting communication with external devices only | 7.250 | 18.800 | 7.100 | 18.500 | 7.100 | 18.500 | 7.100 | 18.500 |
|  | FIFW | Number of data points $=0$ | 3.700 | 5.300 | 3.200 | 4.600 | 3.200 | 4.600 | 3.200 | 4.600 |
|  |  | Number of data points $=96$ | 3.800 | 4.400 | 3.300 | 3.800 | 3.300 | 3.800 | 3.300 | 3.800 |
|  | FIFR | Number of data points $=01$ | 4.300 | 5.000 | 3.800 | 4.400 | 3.800 | 4.400 | 3.800 | 4.400 |
|  |  | Number of data points = 96 | 33.500 | 35.500 | 24.800 | 25.700 | 24.800 | 25.700 | 24.800 | 25.700 |
|  | FPOP | Number of data points $=01$ | 4.300 | 5.900 | 3.800 | 5.300 | 3.800 | 5.300 | 3.800 | 5.300 |
|  |  | Number of data points $=96$ | 4.300 | 5.900 | 3.700 | 5.400 | 3.700 | 5.400 | 3.700 | 5.400 |
|  | FINS | Number of data points $=0$ | 4.800 | 5.900 | 3.700 | 5.300 | 3.700 | 5.300 | 3.700 | 5.300 |
|  |  | Number of data points = 96 | 4.300 | 5.900 | 3.700 | 5.300 | 3.700 | 5.300 | 3.700 | 5.300 |
|  | FDEL | Number of data points $=01$ | 4.900 | 6.500 | 4.200 | 5.800 | 4.200 | 5.800 | 4.200 | 5.800 |
|  |  | Number of data points = 96 | 34.200 | 35.900 | 25.400 | 25.900 | 25.400 | 25.900 | 25.400 | 25.900 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Q03 UD(E)CPU |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  | Q50/Q100 UDEHCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | FROM n1 n2 <br> (D) n3 | n3 = 1 | 10.800 | 24.100 | 10.700 | 23.600 | 10.700 | 23.600 | 10.700 | 23.600 |
|  |  | $\mathrm{n} 3=1000$ | 392.600 | 413.300 | 390.900 | 410.200 | 390.900 | 410.200 | 390.900 | 410.200 |
|  | DFRO n1 n2 <br> (D) n3 | n3 = 1 | 13.600 | 27.700 | 12.600 | 26.700 | 12.600 | 26.700 | 12.600 | 26.700 |
|  |  | n3 $=500$ | 392.600 | 413.300 | 390.900 | 410.200 | 390.900 | 410.200 | 390.900 | 410.200 |
|  | TO n1 n2 (S) n3 | n3 = 1 | 10.200 | 21.900 | 9.600 | 21.300 | 9.600 | 21.300 | 9.600 | 21.300 |
|  |  | n3 $=1000$ | 373.700 | 394.100 | 372.500 | 390.800 | 372.500 | 390.800 | 372.500 | 390.800 |
|  | DTO n1 n2 <br> (S) n3 | n3 = 1 | 13.000 | 26.700 | 12.000 | 25.700 | 12.000 | 25.700 | 12.000 | 25.700 |
|  |  | n3 $=500$ | 373.700 | 394.100 | 372.500 | 390.800 | 372.500 | 390.800 | 372.500 | 390.800 |
|  | LEDR | No display $\rightarrow$ no display | 2.400 | 2.600 | 1.900 | 2.000 | 1.900 | 2.000 | 1.900 | 2.000 |
|  |  | LED instruction execution $\rightarrow$ no display | 28.100 | 39.400 | 24.400 | 35.800 | 24.400 | 35.800 | 24.400 | 35.800 |
|  | BINDA (S) (D) | (S) $=1$ | 4.900 | 6.500 | 4.300 | 5.600 | 4.300 | 5.600 | 4.300 | 5.600 |
|  |  | (S) $=-32768$ | 7.200 | 8.700 | 6.500 | 8.000 | 6.500 | 8.000 | 6.500 | 8.000 |
|  | DBINDA <br> (S) (D) | (S) $=1$ | 5.700 | 7.100 | 4.900 | 6.300 | 4.900 | 6.300 | 4.900 | 6.300 |
|  |  | (S) $=-2147483648$ | 10.400 | 12.000 | 9.600 | 11.000 | 9.600 | 11.000 | 9.600 | 11.000 |
|  | BINHA (S) (D) | (S) $=1$ | 4.400 | 5.900 | 3.800 | 5.200 | 3.800 | 5.200 | 3.800 | 5.200 |
|  |  | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 4.400 | 5.800 | 3.700 | 5.200 | 3.700 | 5.200 | 3.700 | 5.200 |
|  | DBINHA (S) (D) | (S) $=1$ | 5.200 | 6.700 | 4.600 | 6.000 | 4.600 | 6.000 | 4.600 | 6.000 |
|  |  | (S) = FFFFFFFFF ${ }_{\text {H }}$ | 5.100 | 6.500 | 4.600 | 6.000 | 4.600 | 6.000 | 4.600 | 6.000 |
|  | BCDDA (S) (D) | (S) $=1$ | 4.300 | 5.800 | 3.600 | 5.000 | 3.600 | 5.000 | 3.600 | 5.000 |
|  |  | (S) $=9999$ | 4.700 | 6.100 | 4.100 | 5.400 | 4.100 | 5.400 | 4.100 | 5.400 |
|  | DBCDDA (S) (D) | (S) $=1$ | 4.800 | 6.300 | 4.000 | 5.500 | 4.000 | 5.500 | 4.000 | 5.500 |
|  |  | (S) $=99999999$ | 5.600 | 7.100 | 4.900 | 6.300 | 4.900 | 6.300 | 4.900 | 6.300 |
|  | DABIN (S) (D) | (S) $=1$ | 6.500 | 8.500 | 5.800 | 7.800 | 5.800 | 7.800 | 5.800 | 7.800 |
|  |  | (S) $=-32768$ | 6.300 | 8.300 | 5.600 | 7.700 | 5.600 | 7.700 | 5.600 | 7.700 |
|  | DDABIN (S) (D) | (S) $=1$ | 9.400 | 11.500 | 8.500 | 10.500 | 8.500 | 10.500 | 8.500 | 10.500 |
|  |  | (S) $=-2147483648$ | 9.100 | 11.200 | 8.100 | 10.200 | 8.100 | 10.200 | 8.100 | 10.200 |
|  | HABIN (S) (D) | (S) $=1$ | 4.900 | 7.100 | 4.400 | 6.400 | 4.400 | 6.400 | 4.400 | 6.400 |
|  |  | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 5.100 | 7.300 | 4.600 | 6.500 | 4.600 | 6.500 | 4.600 | 6.500 |
|  | DHABIN (S) (D) | (S) $=1$ | 6.000 | 8.100 | 5.300 | 7.300 | 5.300 | 7.300 | 5.300 | 7.300 |
|  |  | (S) = FFFFFFFFF ${ }_{\text {H }}$ | 6.300 | 8.500 | 5.600 | 7.700 | 5.600 | 7.700 | 5.600 | 7.700 |
|  | DABCD (S) (D) | (S) $=1$ | 5.000 | 7.100 | 4.400 | 6.300 | 4.400 | 6.300 | 4.400 | 6.300 |
|  |  | (S) $=9999$ | 5.000 | 7.100 | 4.300 | 6.300 | 4.300 | 6.300 | 4.300 | 6.300 |
|  | DDABCD (S) (D) | (S) $=1$ | 6.200 | 8.300 | 5.500 | 7.400 | 5.500 | 7.400 | 5.500 | 7.400 |
|  |  | (S) $=99999999$ | 6.200 | 8.300 | 5.500 | 7.500 | 5.500 | 7.500 | 5.500 | 7.500 |
|  | COMRD | - | 51.600 | 52.400 | 50.900 | 51.200 | 50.900 | 51.200 | 50.900 | 51.200 |
|  | LEN | 1 character | 4.100 | 6.200 | 3.600 | 5.500 | 3.600 | 5.500 | 3.600 | 5.500 |
|  |  | 96 characters | 19.800 | 22.200 | 16.800 | 18.700 | 16.800 | 18.700 | 16.800 | 18.700 |
|  | STR | - | 6.900 | 11.100 | 6.600 | 10.400 | 6.600 | 10.400 | 6.600 | 10.400 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | DSTR | - | 10.200 | 12.500 | 9.600 | 11.500 | 9.600 | 11.500 | 9.600 | 11.500 |
|  | VAL | - | 9.800 | 14.200 | 8.900 | 13.000 | 8.900 | 13.000 | 8.900 | 13.000 |
|  | DVAL | - | 14.000 | 18.700 | 12.700 | 16.800 | 12.700 | 16.800 | 12.700 | 16.800 |
|  | ESTR | - | 18.700 | 24.100 | 17.900 | 23.100 | 17.900 | 23.100 | 17.900 | 23.100 |
|  | EVAL | Decimal point format all 2-digit specification | 23.300 | 30.400 | 22.800 | 29.000 | 22.800 | 29.000 | 22.800 | 29.000 |
|  |  | Exponent format all 6-digit specification | 23.300 | 30.500 | 22.500 | 29.000 | 22.500 | 29.000 | 22.500 | 29.000 |
|  | ASC (S) (D) n | $\mathrm{n}=1$ | 5.600 | 9.000 | 5.400 | 8.300 | 5.400 | 8.300 | 5.400 | 8.300 |
|  |  | $\mathrm{n}=96$ | 28.700 | 32.100 | 25.200 | 28.400 | 25.200 | 28.400 | 25.200 | 28.400 |
|  | HEX (S) (D) n | $\mathrm{n}=1$ | 6.000 | 9.700 | 5.400 | 9.000 | 5.400 | 9.000 | 5.400 | 9.000 |
|  |  | $\mathrm{n}=96$ | 35.600 | 39.800 | 31.300 | 35.000 | 31.300 | 35.000 | 31.300 | 35.000 |
|  | RIGHT (S) ( n | $\mathrm{n}=1$ | 7.600 | 9.400 | 6.600 | 7.300 | 6.600 | 7.300 | 6.600 | 7.300 |
|  |  | $\mathrm{n}=96$ | 36.300 | 40.000 | 29.200 | 31.600 | 29.200 | 31.600 | 29.200 | 31.600 |
|  | LEFT (S) (D) n | $\mathrm{n}=1$ | 6.500 | 8.900 | 5.900 | 8.200 | 5.900 | 8.200 | 5.900 | 8.200 |
|  |  | $\mathrm{n}=96$ | 36.200 | 39.700 | 29.200 | 31.500 | 29.200 | 31.500 | 29.200 | 31.500 |
|  | MIDR | - | 9.500 | 12.100 | 8.100 | 10.300 | 8.100 | 10.300 | 8.100 | 10.300 |
|  | MIDW | - | 10.300 | 12.000 | 8.800 | 10.200 | 8.800 | 10.200 | 8.800 | 10.200 |
|  | INSTR | No match | 19.300 | 21.800 | 16.600 | 18.400 | 16.600 | 18.400 | 16.600 | 18.400 |
|  |  | Match Head | 10.300 | 12.800 | 9.100 | 10.900 | 9.100 | 10.900 | 9.100 | 10.900 |
|  |  | Match End | 51.100 | 54.200 | 42.700 | 44.900 | 42.700 | 44.900 | 42.700 | 44.900 |
|  | EMOD | - | 10.300 | 11.800 | 9.600 | 11.000 | 9.600 | 11.000 | 9.600 | 11.000 |
|  | EREXP | - | 19.300 | 21.000 | 18.800 | 20.100 | 18.800 | 20.100 | 18.800 | 20.100 |
|  | STRINS (S) ( n | $\begin{gathered} (S)=128 /(D)=40 / \\ n=1 \end{gathered}$ | 41.100 | 54.200 | 35.300 | 47.600 | 35.300 | 47.600 | 35.300 | 47.600 |
|  |  | $\begin{gathered} \text { (S) }=128 /(D)=40 / \\ n=48 \end{gathered}$ | 56.700 | 81.400 | 48.600 | 61.700 | 48.600 | 61.700 | 48.600 | 61.700 |
|  | STRDEL (S) (D) n | $\begin{gathered} \text { (S) }=128 / \text { (D) }=40 / \\ n=1 \end{gathered}$ | 39.000 | 49.500 | 34.800 | 44.600 | 34.800 | 44.600 | 34.800 | 44.600 |
|  |  | $\begin{gathered} \text { (S) }=128 /(D=40 / \\ n=48 \end{gathered}$ | 36.000 | 45.200 | 29.200 | 38.100 | 29.200 | 38.100 | 29.200 | 38.100 |
|  | SIN | Single precision | 4.500 | 6.200 | 4.100 | 5.700 | 4.100 | 5.700 | 4.100 | 5.700 |
|  | COS | Single precision | 4.300 | 6.000 | 4.000 | 5.600 | 4.000 | 5.600 | 4.000 | 5.600 |
|  | TAN | Single precision | 5.100 | 7.200 | 5.100 | 6.700 | 5.100 | 6.700 | 5.100 | 6.700 |
|  | ASIN | Single precision | 6.100 | 8.900 | 5.900 | 8.500 | 5.900 | 8.500 | 5.900 | 8.500 |
|  | ACOS | Single precision | 6.800 | 9.300 | 6.700 | 8.900 | 6.700 | 8.900 | 6.700 | 8.900 |
|  | ATAN | Single precision | 4.000 | 6.500 | 3.900 | 6.000 | 3.900 | 6.000 | 3.900 | 6.000 |
|  | SIND | Double precision | 8.800 | 14.300 | 8.500 | 13.800 | 8.500 | 13.800 | 8.500 | 13.800 |
|  | COSD | Double precision | 9.300 | 15.100 | 8.800 | 14.600 | 8.800 | 14.600 | 8.800 | 14.600 |
|  | TAND | Double precision | 11.200 | 16.900 | 10.800 | 16.500 | 10.800 | 16.500 | 10.800 | 16.500 |
|  | ASIND | Double precision | 12.000 | 17.100 | 11.600 | 16.600 | 11.600 | 16.600 | 11.600 | 16.600 |
|  | ACOSD | Double precision | 11.700 | 16.500 | 11.200 | 16.200 | 11.200 | 16.200 | 11.200 | 16.200 |
|  | ATAND | Double precision | 9.500 | 14.200 | 9.100 | 13.800 | 9.100 | 13.800 | 9.100 | 13.800 |
|  | RAD | Single precision | 2.500 | 4.800 | 2.100 | 4.300 | 2.100 | 4.300 | 2.100 | 4.300 |
|  | RADD | Double precision | 4.000 | 9.600 | 3.600 | 9.200 | 3.600 | 9.200 | 3.600 | 9.200 |
|  | DEG | Single precision | 2.500 | 4.700 | 2.200 | 4.400 | 2.200 | 4.400 | 2.200 | 4.400 |
|  | DEGD | Double precision | 4.300 | 9.000 | 3.800 | 9.000 | 3.800 | 9.000 | 3.800 | 9.000 |
|  | SQR | Single precision | 3.000 | 4.600 | 2.600 | 4.300 | 2.600 | 4.300 | 2.600 | 4.300 |
|  | SQRD | Double precision | 5.600 | 11.500 | 5.200 | 11.000 | 5.200 | 11.000 | 5.200 | 11.000 |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{array}{\|c\|} \hline \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{array}$ |  | Q50/Q100 UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction |  | SM750 | Point No. 1 $<\text { (51) }<$ <br> Point No. 2 | 13.200 | 23.600 | 12.300 | 22.500 | 12.300 | 22.500 | 12.300 | 22.500 |
|  |  | = ON | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 13.300 | 23.600 | 12.600 | 22.700 | 12.600 | 22.700 | 12.600 | 22.700 |
|  | SCL (31) (3) | SM750 | Point No. 1 $<\text { (51) }<$ <br> Point No. 2 | 12.000 | 23.100 | 11.400 | 22.200 | 11.400 | 22.200 | 11.400 | 22.200 |
|  |  | = OFF | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 14.100 | 25.300 | 12.800 | 23.900 | 12.800 | 23.900 | 12.800 | 23.900 |
|  |  | SM750 | Point No. 1 $<\text { (S1) < }$ <br> Point No. 2 | 12.800 | 23.800 | 11.900 | 23.000 | 11.900 | 23.000 | 11.900 | 23.000 |
|  |  | = ON | $\begin{gathered} \text { Point No. } 9 \\ <(51)< \\ \text { Point No. } 10 \end{gathered}$ | 12.900 | 23.900 | 12.100 | 23.000 | 12.100 | 23.000 | 12.100 | 23.000 |
|  | DSCL (31) (32) | SM750 | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 11.500 | 22.400 | 10.900 | 21.500 | 10.900 | 21.500 | 10.900 | 21.500 |
|  |  | = OFF | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 13.800 | 24.900 | 12.700 | 23.600 | 12.700 | 23.600 | 12.700 | 23.600 |
|  |  | SM750 | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 12.700 | 24.200 | 11.900 | 23.300 | 11.900 | 23.300 | 11.900 | 23.300 |
|  |  | = ON | $\begin{gathered} \text { Point No. } 9 \\ \text { < S1 }< \\ \text { Point No. } 10 \end{gathered}$ | 12.900 | 24.600 | 12.100 | 23.300 | 12.100 | 23.300 | 12.100 | 23.300 |
|  | 2 (3) (2) | SM750 | Point No. 1 $<\text { (S1) }<$ <br> Point No. 2 | 12.300 | 23.400 | 11.500 | 22.600 | 11.500 | 22.600 | 11.500 | 22.600 |
|  |  | = OFF | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 13.700 | 25.000 | 12.600 | 23.900 | 12.600 | 23.900 | 12.600 | 23.900 |
|  | DSCL2 (51) (52) (D) | SM750 | Point No. 1 $<\text { (51) }<$ <br> Point No. 2 | 12.600 | 23.800 | 11.800 | 22.900 | 11.800 | 22.900 | 11.800 | 22.900 |
|  |  | $=\mathrm{ON}$ | $\begin{gathered} \text { Point No. } 9 \\ <\text { (S1) }< \\ \text { Point No. } 10 \end{gathered}$ | 13.000 | 23.900 | 12.200 | 22.800 | 12.200 | 22.800 | 12.200 | 22.800 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 $<\text { (51) }<$ <br> Point No. 2 | 11.500 | 22.400 | 11.000 | 21.400 | 11.000 | 21.400 | 11.000 | 21.400 |
|  |  |  | $\begin{gathered} \text { Point No. } 9 \\ <\text { S1 }< \\ \text { Point No. } 10 \end{gathered}$ | 13.900 | 24.900 | 12.800 | 23.600 | 12.800 | 23.600 | 12.800 | 23.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | Q10/Q13/Q20/Q26UD(E)HCPU |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | RSET |  | Standard RAM | 3.000 | 6.300 | 2.700 | 5.900 | 2.700 | 5.900 | 2.700 | 5.900 |
|  |  |  | SRAM card | 3.000 | 6.400 | 2.600 | 5.800 | 2.600 | 5.800 | 2.600 | 5.800 |
|  | QDRSET | SRAM card | ard to standard RAM | 120.000 | 134.000 | 115.000 | 134.000 | 115.000 | 134.000 | 115.000 | 134.000 |
|  |  | Standard | RAM to SRAM card | 533.000 | 560.000 | 520.000 | 553.000 | 520.000 | 553.000 | 520.000 | 553.000 |
|  | QCDSET | SRAM card | ard to standard ROM | 306.000 | 346.000 | 305.000 | 346.000 | 305.000 | 346.000 | 305.000 | 346.000 |
|  |  | Standard | ROM to SRAM card | 311.000 | 342.000 | 300.000 | 334.000 | 300.000 | 334.000 | 300.000 | 334.000 |
|  | DATERD |  | - | 3.200 | 5.000 | 2.500 | 4.200 | 2.500 | 4.200 | 2.500 | 4.200 |
|  | DATEWR |  | - | 4.900 | 9.700 | 4.100 | 8.900 | 4.100 | 8.900 | 4.100 | 8.900 |
|  | DATE + |  | digit increase | 5.100 | 8.000 | 4.700 | 6.600 | 4.700 | 6.600 | 4.700 | 6.600 |
|  |  |  | Digit increase | 5.700 | 8.000 | 4.600 | 6.500 | 4.600 | 6.500 | 4.600 | 6.500 |
|  | DATE - |  | digit increase | 5.800 | 8.500 | 4.600 | 7.000 | 4.600 | 7.000 | 4.600 | 7.000 |
|  |  |  | Digit increase | 5.700 | 7.400 | 4.600 | 6.500 | 4.600 | 6.500 | 4.600 | 6.500 |
|  | SECOND |  | - | 2.600 | 3.900 | 2.200 | 3.400 | 2.200 | 3.400 | 2.200 | 3.400 |
|  | HOUR |  | - | 2.900 | 4.800 | 2.400 | 4.300 | 2.400 | 4.300 | 2.400 | 4.300 |
|  | LDDT = | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT= | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT= | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  | LDDT <> | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison <br> of current <br> date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT<> | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT<> | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q04/Q06 } \\ & \text { UD(E)HCPU } \end{aligned}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | LDDT> | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT> | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  | LDDT<= | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT<= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT<= | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  | LDDT< | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT< | When not executed |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{gathered} \text { Q10/Q13/Q20/ } \\ \text { Q26UD(E)HCPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q50/Q100 } \\ & \text { UDEHCPU } \end{aligned}$ |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ORDT< | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  | LDDT>= | Comparison of specified date | In conductive status | 7.400 | 11.400 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.400 | 11.600 | 6.800 | 10.900 | 6.800 | 10.900 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 5.900 | 10.100 | 5.500 | 9.700 | 5.500 | 9.700 | 5.500 | 9.700 |
|  | ANDDT>= | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.200 | 11.400 | 6.500 | 10.700 | 6.500 | 10.700 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 5.700 | 9.900 | 5.300 | 9.300 | 5.300 | 9.300 | 5.300 | 9.300 |
|  | ORDT>= | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 5.900 | 10.000 | 5.400 | 9.600 | 5.400 | 9.600 | 5.400 | 9.600 |
|  | LDTM $=$ | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM $=$ | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  | ORTM $=$ | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison | In conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | clock | In non-conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  | LDTM<> | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ANDTM<> | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  | ORTM<> | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  | LDTM> | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM> | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  | ORTM> | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  | LDTM<= | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM<= | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.000 | 11.500 | 6.300 | 10.800 | 6.300 | 10.800 | 6.300 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.500 | 9.900 | 5.100 | 9.500 | 5.100 | 9.500 | 5.100 | 9.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q04/Q06 } \\ & \text { UD(E)HCPU } \end{aligned}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | ORTM<= | When not executed |  |  | 0.008 |  | 0.038 |  | 0.038 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.600 | 10.800 | 6.600 | 10.800 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 9.900 | 5.300 | 9.500 | 5.300 | 9.500 | 5.300 | 9.500 |
|  | LDTM< | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM< | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.240 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  | ORTM< | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.240 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  | LDTM< | Comparison of specified clock | In conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 11.500 | 6.700 | 10.800 | 6.700 | 10.800 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 5.800 | 9.900 | 5.400 | 9.500 | 5.400 | 9.500 | 5.400 | 9.500 |
|  | ANDTM< | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.240 |
|  |  | Comparison <br> of specified <br> clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  | ORTM< | When not executed |  |  | 0.480 |  | 0.320 |  | 0.240 |  | 0.240 |
|  |  | Comparison of specified clock | In conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  |  | In non-conductive status | 8.200 | 25.500 | 8.200 | 25.500 | 6.500 | 25.500 | 6.500 | 25.500 |
|  |  | Comparison of current clock | In conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  |  |  | In non-conductive status | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 | 6.500 | 23.100 |
|  | S.DATERD |  | - | 9.250 | 51.000 | 9.250 | 51.000 | 9.250 | 51.000 | 9.250 | 51.000 |
|  | S.DATE + |  | digit increase | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 |
|  |  |  | Digit increase | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 | 16.800 | 75.400 |
|  | S.DATE - |  | digit increase | 17.600 | 75.300 | 17.600 | 75.300 | 17.600 | 75.300 | 17.600 | 75.300 |
|  |  |  | Digit increase | 16.900 | 75.300 | 16.900 | 75.300 | 16.900 | 75.300 | 16.900 | 75.300 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Application instruction | PSTOP | - |  | 82.200 | 199.000 | 82.200 | 199.000 | 82.200 | 199.000 | 82.200 | 199.000 |
|  | POFF | - |  | 82.600 | 198.000 | 82.600 | 198.000 | 82.600 | 198.000 | 82.600 | 198.000 |
|  | PSCAN | - |  | 83.600 | 200.000 | 83.600 | 200.000 | 83.600 | 200.000 | 83.600 | 200.000 |
|  | WDT | - |  | 2.900 | 12.000 | 2.900 | 12.000 | 2.900 | 12.000 | 2.900 | 12.000 |
|  | DUTY | - |  | 7.700 | 27.500 | 7.700 | 27.500 | 7.700 | 27.500 | 7.700 | 27.500 |
|  | TIMCHK | - |  | 5.350 | 24.500 | 5.350 | 24.500 | 5.350 | 24.500 | 5.350 | 24.500 |
|  |  | File register of | andard RAM | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 | 4.100 | 4.200 |
|  |  | File register of | SRAM card | - | - | - | - | - | - | - | - |
|  |  | File register of | andard RAM | 5.400 | 5.500 | 5.400 | 5.500 | 5.400 | 5.500 | 5.400 | 5.500 |
|  |  | File register of | SRAM card | - | - | - | - | - | - | - | - |
|  | ADRSET | - |  | 2.400 | 6.650 | 2.400 | 6.650 | 2.400 | 6.650 | 2.400 | 6.650 |
|  | ZPUSH | - |  | 9.200 | 20.500 | 9.200 | 20.500 | 9.200 | 20.500 | 9.200 | 20.500 |
|  | ZPOP | - |  | 9.000 | 15.500 | 9.000 | 15.500 | 9.000 | 15.500 | 9.000 | 15.500 |
|  |  | When mounting <br> (Master sta | C-Link module on side) | 19.600 | 26.500 | 19.300 | 26.000 | 19.300 | 26.000 | 19.300 | 26.000 |
|  |  | When mounting (Local stat | C-Link module n side) | 19.600 | 26.500 | 19.100 | 26.200 | 19.100 | 26.200 | 19.100 | 26.200 |
|  |  | - When selecting H refresh only side) <br> - When selecting Controller Netw only (control sta | MELSECNET/ control station <br> CC-Link IE rk refresh ion side) | 53.500 | 73.500 | 53.000 | 72.700 | 53.000 | 72.700 | 53.000 | 72.700 |
|  | S.ZCOM | - When selecting H refresh only side) <br> - When selecting Controller Netw only (normal s | MELSECNET/ normal station <br> CC-Link IE <br> rk refresh tion side) | 29.800 | 61.100 | 29.800 | 60.800 | 29.800 | 60.800 | 29.800 | 60.800 |
|  |  | When selecting Network refresh station | -Link IE Field only (master ide) | 31.500 | 60.000 | 31.000 | 58.000 | 31.000 | 58.000 | 31.000 | 58.000 |
|  |  | When selecting Network refres station | -Link IE Field only (local ide) | 31.500 | 60.000 | 31.000 | 58.000 | 31.000 | 58.000 | 31.000 | 58.000 |
|  | S.RTREAD | - |  | 8.200 | 20.500 | 7.400 | 19.000 | 7.400 | 19.000 | 7.400 | 19.000 |
|  | S.RTWRITE | - |  | 8.700 | 21.500 | 8.300 | 19.800 | 8.300 | 19.800 | 8.300 | 19.800 |
|  |  | n2 = |  | 4.000 | 8.400 | 3.700 | 8.000 | 3.700 | 8.000 | 3.700 | 8.000 |
|  | D | n2 = |  | 12.500 | 17.000 | 12.200 | 16.600 | 12.200 | 16.600 | 12.200 | 16.600 |
|  | TYPERD |  |  | 29.800 | 53.000 | 29.500 | 52.300 | 29.500 | 52.300 | 29.500 | 52.300 |
|  | TRACE | Sta |  | 46.600 | 48.300 | 43.800 | 44.700 | 43.800 | 44.700 | 43.800 | 44.700 |
|  | TRACER | - |  | 3.300 | 6.800 | 2.600 | 6.000 | 2.600 | 6.000 | 2.600 | 6.000 |
|  |  | When standard | 1 point | 11.300 | 16.800 | 9.200 | 15.100 | 9.200 | 15.100 | 9.200 | 15.100 |
|  | RBNOV | RAM is used | 1000 points | 120.700 | 127.100 | 61.000 | 68.600 | 61.000 | 68.600 | 61.000 | 68.600 |
|  | RBNOV (S) n | When SRAM | 1 point | 11.200 | 16.700 | 9.400 | 15.600 | 9.400 | 15.600 | 9.400 | 15.600 |
|  |  | card is used | 1000 points | 180.700 | 187.100 | 165.000 | 172.600 | 165.000 | 172.600 | 165.000 | 172.600 |
|  | SP.FWRITE | - |  | 6.700 | 11.100 | 6.000 | 10.400 | 6.000 | 10.400 | 6.000 | 10.400 |
|  | SP.FREAD | - |  | 5.900 | 11.000 | 5.400 | 10.500 | 5.400 | 10.500 | 5.400 | 10.500 |
|  | SP.DEVST | - |  | 4.500 | 36.500 | 4.000 | 34.500 | 4.000 | 34.500 | 4.000 | 34.500 |
|  | S.DEVLD | - |  | 11.000 | 17.800 | 10.000 | 17.000 | 10.000 | 17.000 | 10.000 | 17.000 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{gathered} \text { Q03 } \\ \text { UD(E)CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06 } \\ \text { UD(E)HCPU } \end{gathered}$ |  | $\begin{aligned} & \text { Q10/Q13/Q20/ } \\ & \text { Q26UD(E)HCPU } \end{aligned}$ |  | Q50/Q100 <br> UDEHCPU |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |
| Multiple CPU dedicated instruction | $\begin{aligned} & \text { S.TO } \\ & \text { n1 n2 n3 n4 (D) } \end{aligned}$ | Writing to host CPU shared memory | n4 = 1 | 34.700 | 34.900 | 33.500 | 34.400 | 33.500 | 34.400 | 33.500 | 34.400 |
|  |  |  | $\mathrm{n} 4=320$ | 85.900 | 87.600 | 75.200 | 75.500 | 75.200 | 75.500 | 75.200 | 75.500 |
|  | $\begin{aligned} & \text { TO } \\ & \text { n1 n2 © n3 } \end{aligned}$ | Writing to host CPU shared memory | n3 = 1 | 4.700 | 23.800 | 5.200 | 23.300 | 5.200 | 23.300 | 5.200 | 23.300 |
|  |  |  | n3 $=320$ | 57.500 | 76.200 | 47.100 | 64.500 | 47.100 | 64.500 | 47.100 | 64.500 |
|  | DTO <br> n1 n2 (S) n3 | Writing to host CPU shared memory | n3 = 1 | 5.300 | 23.800 | 5.800 | 23.300 | 5.800 | 23.300 | 5.800 | 23.300 |
|  |  |  | $n 3=320$ | 111.300 | 128.400 | 91.500 | 108.500 | 91.500 | 108.500 | 91.500 | 108.500 |
|  | $\begin{aligned} & \text { FROM } \\ & \text { n1 n2 (D) n3 } \end{aligned}$ | Reading from host CPU shared memory | n3 = 1 | 5.000 | 23.800 | 4.300 | 23.300 | 4.300 | 23.300 | 4.300 | 23.300 |
|  |  |  | $\mathrm{n} 3=320$ | 51.400 | 65.600 | 44.400 | 60.700 | 44.400 | 60.700 | 44.400 | 60.700 |
|  |  | Reading from other CPU shared memory | n3 = 1 | 11.600 | 17.700 | 10.600 | 13.900 | 10.600 | 13.900 | 10.600 | 13.900 |
|  |  |  | n3 $=320$ | 142.000 | 160.000 | 142.000 | 149.000 | 142.000 | 149.000 | 142.000 | 149.000 |
|  |  |  | n3 = 1000 | 431.000 | 463.000 | 422.000 | 448.000 | 422.000 | 448.000 | 422.000 | 448.000 |
|  | DFRO n1 n2 (D) n3 | Reading from host CPU shared memory | n3 = 1 | 5.200 | 23.800 | 5.600 | 23.300 | 5.600 | 23.300 | 5.600 | 23.300 |
|  |  |  | $n 3=320$ | 96.400 | 113.200 | 83.600 | 100.800 | 83.600 | 100.800 | 83.600 | 100.800 |
|  |  | Reading from other CPU shared memory | n3 = 1 | 12.900 | 20.800 | 12.200 | 17.100 | 12.200 | 17.100 | 12.200 | 17.100 |
|  |  |  | n3 $=320$ | 277.000 | 299.000 | 274.000 | 291.000 | 274.000 | 291.000 | 274.000 | 291.000 |
|  |  |  | n3 = 1000 | 838.000 | 860.000 | 835.000 | 857.000 | 835.000 | 857.000 | 835.000 | 857.000 |
| Multiple CPU high-speed transmission dedicated instruction | $\begin{aligned} & \text { D.DDWR } \\ & \mathrm{n} \text { (S1) (S2) (D1) (D2) } \end{aligned}$ | Writes devices to another CPU. | $\mathrm{n}=1$ | 34.700 | 34.900 | 33.500 | 34.400 | 33.500 | 34.400 | 33.500 | 34.400 |
|  |  |  | $\mathrm{n}=16$ | 85.900 | 87.600 | 75.200 | 75.500 | 75.200 | 75.500 | 75.200 | 75.500 |
|  |  |  | $\mathrm{n}=96$ | 5.600 | 10.200 | 3.300 | 9.900 | 3.300 | 9.900 | 3.300 | 9.900 |
|  | DP.DDWR$\mathrm{n} \text { (11) (22) (1) (12) }$ |  | $\mathrm{n}=1$ | 36.700 | 42.400 | 34.300 | 39.200 | 34.300 | 39.200 | 34.300 | 39.200 |
|  |  |  | $\mathrm{n}=16$ | 5.000 | 12.100 | 3.100 | 10.500 | 3.100 | 10.500 | 3.100 | 10.500 |
|  |  |  | $\mathrm{n}=96$ | 59.100 | 66.800 | 55.300 | 65.100 | 55.300 | 65.100 | 55.300 | 65.100 |
|  | D.DDRD <br> n (S1) (52) (11) (12) | Reads devices from another CPU. | $\mathrm{n}=1$ | 3.300 | 12.700 | 2.400 | 9.600 | 2.400 | 9.600 | 2.400 | 9.600 |
|  |  |  | $\mathrm{n}=16$ | 50.900 | 64.400 | 45.200 | 48.200 | 45.200 | 48.200 | 45.200 | 48.200 |
|  |  |  | $\mathrm{n}=96$ | 11.600 | 17.700 | 10.600 | 13.900 | 10.600 | 13.900 | 10.600 | 13.900 |
|  | DP.DDRD$\mathrm{n} \text { (51) (22) (11) (12) }$ |  | $\mathrm{n}=1$ | 142.000 | 160.000 | 142.000 | 149.000 | 142.000 | 149.000 | 142.000 | 149.000 |
|  |  |  | $\mathrm{n}=16$ | 431.000 | 463.000 | 422.000 | 448.000 | 422.000 | 448.000 | 422.000 | 448.000 |
|  |  |  | $\mathrm{n}=96$ | 6.700 | 12.600 | 2.800 | 9.900 | 2.800 | 9.900 | 2.800 | 9.900 |

## Remark

The instructions for which a rise execution instruction $(\square \mathrm{P})$ is not specified, the processing time is the same as an ON execution instruction.

Example WORDP instruction and TOP instruction
(2) Table of the time to be added when file register, extended data register, extended link register, module access device, and link direct device are used
(a) When using Q00UJCPU, Q00UCPUI, Q01UCPU and Q02UCPU

| Device name |  | Data | Device <br> Specification <br> Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Q00UJCPU |  | Q00UCPU | Q01UCPU | Q02UCPU |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Destination |  | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Word | Source | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.100 |
|  |  | Double word | Source | 0.100 | 0.100 | 0.100 | 0.200 |
|  |  |  | Destination | 0.100 | 0.100 | 0.100 | 0.200 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Word | Source | - | - | - | 0.220 |
|  |  |  | Destination | - | - | - | 0.180 |
|  |  | Double word | Source | - | - | - | 0.440 |
|  |  |  | Destination | - | - | - | 0.380 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Word | Source | - | - | - | 0.160 |
|  |  |  | Destination | - | - | - | 0.140 |
|  |  | Double word | Source | - | - | - | 0.320 |
|  |  |  | Destination | - | - | - | 0.300 |
| File register (ZR) | When standard RAM is used | Bit | Source | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  | Word | Source | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.120 |
|  |  | Double word | Source | 0.120 | 0.120 | 0.120 | 0.220 |
|  |  |  | Destination | 0.120 | 0.120 | 0.120 | 0.220 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | - | - | - | 0.240 |
|  |  |  | Destination | - | - | - | 0.200 |
|  |  | Word | Source | - | - | - | 0.240 |
|  |  |  | Destination | - | - | - | 0.200 |
|  |  | Double word | Source | - | - | - | 0.460 |
|  |  |  | Destination | - | - | - | 0.400 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | - | - | - | 0.180 |
|  |  |  | Destination | - | - | - | 0.160 |
|  |  | Word | Source | - | - | - | 0.180 |
|  |  |  | Destination | - | - | - | 0.160 |
|  |  | Double word | Source | - | - | - | 0.340 |
|  |  |  | Destination | - | - | - | 0.320 |
| Module access device <br> (Un\G $\square$, U3En\G0 to G4095) |  | Bit | Source | - | - | - | 12.000 |
|  |  | Destination | - | - | - | 17.300 |
|  |  | Word | Source | - | - | - | 9.700 |
|  |  | Destination | - | - | - | 33.000 |
|  |  | Double word | Source | - | - | - | 24.200 |
|  |  | Destination | - | - | - | 34.800 |
| Link direct device (Jn $\square$ ) |  |  | Bit | Source | 70.900 | 70.900 | 70.900 | 46.200 |
|  |  | Destination |  | 120.100 | 120.100 | 120.100 | 75.000 |
|  |  | Word | Source | 68.400 | 68.400 | 68.400 | 44.800 |
|  |  | Destination | 53.700 | 53.700 | 53.700 | 33.600 |
|  |  | Double word | Source | 75.600 | 75.600 | 75.600 | 60.300 |
|  |  | Destination | 58.900 | 58.900 | 58.900 | 41.900 |

(b) When using Q03UD(E)CPU, Q04UD(E)HCPU, Q06UD(E)HCPU, Q10UD(E)HCPU, Q13UD(E)HCPU, Q20UD(E)HCPU, Q26UD(E)HCPU, Q50UDEHCPU and Q100UDEHCPU

| Device name |  | data | Device <br> Specification <br> Location | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \text { Q03UD(E) } \\ \text { CPU } \end{gathered}$ |  | $\begin{gathered} \text { Q04/Q06UD(E)H } \\ \text { CPU } \end{gathered}$ | Q10/Q13/Q20/ Q26UD(E)HCPU | Q50/Q100UDEH CPU |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 | 0.048 | 0.048 |
|  |  | Destination |  | 0.100 | 0.038 | 0.038 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 | 0.048 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 | 0.038 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 | 0.095 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 | 0.086 | 0.086 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | 0.220 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  | Word | Source | 0.220 | 0.200 | 0.200 | 0.200 |
|  |  |  | Destination | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  | Double word | Source | 0.440 | 0.399 | 0.399 | 0.399 |
|  |  |  | Destination | 0.380 | 0.361 | 0.361 | 0.361 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | 0.160 | 0.152 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 | 0.133 |
|  |  | Word | Source | 0.160 | 0.152 | 0.152 | 0.152 |
|  |  |  | Destination | 0.140 | 0.133 | 0.133 | 0.133 |
|  |  | Double word | Source | 0.320 | 0.304 | 0.304 | 0.304 |
|  |  |  | Destination | 0.300 | 0.295 | 0.295 | 0.295 |
| File register (ZR)/ <br> Extended data register (D)/ Extended link register (W) | When standard RAM is used | Bit | Source | 0.120 | 0.057 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 | 0.048 |
|  |  | Word | Source | 0.120 | 0.057 | 0.057 | 0.057 |
|  |  |  | Destination | 0.120 | 0.048 | 0.048 | 0.048 |
|  |  | Double word | Source | 0.220 | 0.105 | 0.105 | 0.105 |
|  |  |  | Destination | 0.220 | 0.095 | 0.095 | 0.095 |
|  | When SRAM card is used (Q2MEM-1MBS, Q2MEM-2MBS) | Bit | Source | 0.240 | 0.209 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 | 0.171 |
|  |  | Word | Source | 0.240 | 0.209 | 0.209 | 0.209 |
|  |  |  | Destination | 0.200 | 0.171 | 0.171 | 0.171 |
|  |  | Double word | Source | 0.460 | 0.409 | 0.409 | 0.409 |
|  |  |  | Destination | 0.400 | 0.371 | 0.371 | 0.371 |
|  | When SRAM card is used (Q3MEM-4MBS, Q3MEM-8MBS) | Bit | Source | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 | 0.143 |
|  |  | Word | Source | 0.180 | 0.162 | 0.162 | 0.162 |
|  |  |  | Destination | 0.160 | 0.143 | 0.143 | 0.143 |
|  |  | Double word | Source | 0.340 | 0.314 | 0.314 | 0.314 |
|  |  |  | Destination | 0.320 | 0.304 | 0.304 | 0.304 |
| Module access device <br> (Un\G $\square$, U3En\G0 to G4095) |  | Bit | Source | 11.700 | 11.200 | 11.200 | 11.200 |
|  |  | Destination | 15.400 | 15.300 | 15.300 | 15.300 |
|  |  | Word | Source | 9.460 | 9.410 | 9.410 | 9.410 |
|  |  | Destination | 19.000 | 19.000 | 19.000 | 19.000 |
|  |  | Double word | Source | 11.000 | 10.900 | 10.900 | 10.900 |
|  |  | Destination | 18.800 | 18.700 | 18.700 | 18.700 |
| Link direct device (Jn\} \square  )  |  |  | Bit | Source | 32.700 | 31.300 | 31.300 | 31.300 |
|  |  | Destination |  | 52.300 | 51.800 | 51.800 | 51.800 |
|  |  | Word | Source | 30.600 | 30.100 | 30.100 | 30.100 |
|  |  | Destination | 28.900 | 28.400 | 28.400 | 28.400 |
|  |  | Double word | Source | 38.900 | 38.400 | 38.400 | 38.400 |
|  |  | Destination | 34.800 | 34.300 | 34.300 | 34.300 |

## Appendix 1.5 Operation Processing Time of LCPU

The processing time for the individual instructions are shown in the table on the following pages.
Operation processing times can vary substantially depending on the nature of the sources and destinations of the instructions, and the values contained in the following tables should therefore be taken as a set of general guidelines to processing time rather than as being strictly accurate.

## Appendix 1.5.1 Subset instruction processing time

The following describes the subset instruction processing time.

## Point ${ }^{\circ}$

(1) The processing time shown in "(1) Subset instruction processing time table" applies when the device used in an instruction meets the device condition for subset processing (For device condition triggering subset processing, refer to Page 102, Section 3.5.1).
(2) When using a file resister ( $R, Z R$ ), extended data register ( $D$ ), and extended link register ( $W$ ), add the processing time shown in (2) to that of the instruction.
(3) When using an $\mathrm{F}, \mathrm{T}(\mathrm{ST}), \mathrm{C}$ device with an OUT/SET/RST instruction, add the processing time for each instruction, with reference to the adding time in (3).
(4) Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.
(1) Subset instruction processing time table
(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Sequence instruction | LD <br> LDI <br> AND <br> ANI <br> OR <br> ORI <br> LDP <br> LDF <br> ANDP <br> ANDF <br> ORP <br> ORF | When executed |  | 0.040 |  | 0.0095 |  |
|  | $\begin{aligned} & \text { LDPI } \\ & \text { LDFI } \end{aligned}$ | When executed |  |  | 0.120 |  | 0.0285 |
|  | ANDPI <br> ANDFI <br> ORPI <br> ORFI | When executed |  | 0.160 |  | 0.038 |  |
|  | OUT | Whe | not changed | 0.040 |  | 0.0095 |  |
|  |  |  | en changed |  |  |  |  |
|  | OUT H | Whe | not changed | 0.040 |  | 0.0095 |  |
|  |  |  | en changed |  |  |  |  |
|  | $\begin{aligned} & \text { SET } \\ & \text { RST } \end{aligned}$ | When not executed |  | 0.040 |  | 0.0095 |  |
|  |  | When executed | When not changed |  |  |  |  |
|  |  |  | When changed |  |  |  |  |
| Basic instruction | LD= | In conductive status |  | 0.120 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |
|  | AND= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |



| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Basic instruction | ANDD<> | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |
|  | ORD<> | When not executed |  |  | 0.120 | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |
|  | LDD> | In conductive status |  | 0.120 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |
|  | ANDD> | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |
|  | ORD> | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |
|  | LDD<= | In conductive status |  | 0.120 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |
|  | ANDD<= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |
|  | ORD<= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |
|  | LDD< | In conductive status |  | 0.120 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |
|  | ANDD< | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |
|  | ORD< | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |
|  | LDD>= | In conductive status |  | 0.120 |  | 0.0285 |  |
|  |  | In non-conductive status |  |  |  |  |  |  |
|  | ANDD>= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |
|  | ORD>= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status |  |  |  |  |  |
|  |  |  | In non-conductive status |  |  |  |  |  |
|  | + (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | + (S1) (S2) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | - (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | - (S1) (32) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | D + (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | D + (S1) (22) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | D - ( ( $^{\text {( }}$ | When executed |  |  | 0.120 |  | 0.0285 |
|  | D - (S1) (32) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | * (S1) (52) (D) | When executed |  |  | 0.180 |  | 0.057 |
|  | 1 (S1) (S2) (D) | When executed |  |  | 0.280 |  | 0.105 |
|  | D * (S1) (S2) (D) | When executed |  |  | 0.260 |  | 0.095 |
|  | D/ (51) (32) (D) | When executed |  | 0.400 |  | 0.162 |  |
|  | B + (S) (D) | When executed |  | $\begin{aligned} & 3.100 \\ & \hline 4.800 \\ & \hline \end{aligned}$ | 6.800 | 2.900 | 4.100 |
|  | B + (51) (2) (D) | When executed |  |  | 8.900 | 4.200 | 5.900 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Basic instruction | B - (S) (D) | When executed |  | 3.100 | 6.800 | 2.900 | 4.100 |
|  | B - (S1) (S2) (D) | When executed |  | 4.800 | 8.900 | 4.200 | 4.600 |
|  | B * (S1) (S2) (D) | When executed |  | 3.900 | 7.400 | 3.400 | 4.800 |
|  | B/ (51) (22) (D) | When executed |  | 3.900 | 8.500 | 3.700 | 5.200 |
|  | $\mathrm{E}+$ (S)(D) | Single precision | (S) $=0$, (D) $=0$ |  | 0.180 |  | 0.057 |
|  |  |  | (S) $=2^{127}$, (D) $=2^{127}$ |  | 0.180 |  | 0.057 |
|  | $\mathrm{E}+$ (51) (52) (D) | Single precision | (S1) $=0$, (52) $=0$ |  | 0.220 |  | 0.0665 |
|  |  |  | (51) $=2^{127}$, (52) $=2^{127}$ |  | 0.220 |  | 0.0665 |
|  | E- (S) (D) | Single precision | (S) $=0$, (D) $=0$ |  | 0.180 |  | 0.057 |
|  |  |  | (S) $=2^{127}$, (D) $=2^{127}$ |  | 0.180 |  | 0.057 |
|  | E- (51) (32) (D) | Single precision | (S1) $=0$, (32) $=0$ |  | 0.220 |  | 0.0665 |
|  |  |  | (51) $=2^{127}$, (52) $=2^{127}$ |  | 0.220 |  | 0.0665 |
|  | E * (51) (52) (D) | Single precision | (S1) $=0$, (32) $=0$ |  | 0.180 |  | 0.057 |
|  |  |  | (51) $=2^{127}$, (52) $=2^{127}$ |  | 0.180 |  | 0.057 |
|  | E/ (51) (32) (D) | Single precision | (51) $=2^{127}$, (52) $=2^{127}$ | 3.900 | 8.500 |  | 0.285 |
|  | INC | When executed |  |  | 0.080 |  | 0.019 |
|  | DINC | When executed |  |  | 0.080 |  | 0.019 |
|  | DEC | When executed |  |  | 0.080 |  | 0.019 |
|  | DDEC | When executed |  |  | 0.080 |  | 0.019 |
|  | BCD | When executed |  |  | 0.160 |  | 0.057 |
|  | DBCD | When executed |  |  | 0.240 |  | 0.095 |
|  | BIN | When executed |  |  | 0.100 |  | 0.0285 |
|  | DBIN | When executed |  |  | 0.100 |  | 0.0285 |
|  | FLT | Single precision | (S) $=0$ |  | 0.100 |  | 0.0475 |
|  |  |  | (S) $=7 \mathrm{FFF}_{\mathrm{H}}$ |  | 0.140 |  | 0.0475 |
|  | DFLT | Single precision | (S) $=0$ |  | 0.140 |  | 0.0475 |
|  |  |  | (S) $=7 \mathrm{FFFFFFF} \mathrm{H}_{\mathrm{H}}$ |  | 0.140 |  | 0.0475 |
|  | INT | Single precision | (S) $=0$ |  | 0.140 |  | 0.0475 |
|  |  |  | (S) $=32766.5$ |  | 0.140 |  | 0.0475 |
|  | DINT | Single precision | (S) $=0$ |  | 0.140 |  | 0.0475 |
|  |  |  | (S) $=1234567890.3$ |  | 0.140 |  | 0.0475 |
|  | MOV |  | - |  | 0.080 |  | 0.019 |
|  | DMOV |  | - |  | 0.080 |  | 0.019 |
|  | EMOV |  | - |  | 0.080 |  | 0.019 |
|  | CML |  | - |  | 0.080 |  | 0.019 |
|  | DCML |  | - |  | 0.080 |  | 0.019 |
|  | BMOV | SM237=ON | $\mathrm{n}=1$ | 3.600 | 4.100 | 2.900 | 3.200 |
|  |  |  | $\mathrm{n}=96$ | 4.500 | 4.700 | 3.400 | 3.700 |
|  |  | SM237=OFF | $\mathrm{n}=1$ | 5.000 | 7.400 | 4.200 | 5.500 |
|  |  |  | $\mathrm{n}=96$ | 6.000 | 7.900 | 4.700 | 6.000 |
|  | FMOV | SM237=ON | $\mathrm{n}=1$ | 5.900 | 6.800 | 2.800 | 3.200 |
|  |  |  | $\mathrm{n}=96$ | 6.300 | 11.000 | 3.000 | 5.200 |
|  |  | SM237=OFF | $\mathrm{n}=1$ | 7.000 | 8.000 | 3.400 | 3.800 |
|  |  |  | $\mathrm{n}=96$ | 5.200 | 6.900 | 3.600 | 5.800 |
|  | XCH |  | - | 2.100 | 4.100 | 1.800 | 2.300 |
|  | DXCH |  | - | 2.200 | 4.200 | 2.100 | 2.900 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Basic instruction | DFMOV | SM237=ON | $\mathrm{n}=1$ | 2.000 | 3.200 | 1.750 | 1.750 |
|  |  |  | $\mathrm{n}=96$ | 5.600 | 6.100 | 3.650 | 4.150 |
|  |  | SM237=OFF | $\mathrm{n}=1$ | 2.900 | 4.600 | 2.250 | 3.150 |
|  |  |  | $\mathrm{n}=96$ | 6.100 | 8.200 | 4.200 | 5.500 |
|  | CJ | - |  | 2.100 | 2.900 | 1.100 | 2.400 |
|  | SCJ | - |  | 2.100 | 2.900 | 1.100 | 2.400 |
|  | JMP | - |  | 2.100 | 2.900 | 1.100 | 2.400 |
| Application instruction | WAND (S) ( | When executed |  |  | 0.120 |  | 0.0285 |
|  | WAND (S1) (32) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | DAND (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | DAND (S1) (32) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | WOR (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | WOR (S1) (32) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | DOR (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | DOR (S1) (32) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | WXOR (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | WXOR (51) (32) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | DXOR (S) | When executed |  |  | 0.120 |  | 0.0285 |
|  | DXOR (S1) (2) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | WXNR (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | WXNR (S1) (S2) (D) | When executed |  |  | 0.160 |  | 0.038 |
|  | DXNR (S) (D) | When executed |  |  | 0.120 |  | 0.0285 |
|  | DXNR (51) (22) (D) |  |  |  | 0.160 |  | 0.038 |
|  | ROR ( ${ }^{\text {n }}$ |  |  | 2.200 | 4.900 | 1.700 | 2.500 |
|  |  |  |  | 2.200 | 4.900 | 1.700 | 2.500 |
|  | RCR (D) n |  |  | 2.100 | 4.800 | 1.700 | 3.200 |
|  |  |  |  | 2.100 | 4.800 | 1.700 | 3.200 |
|  | ROL ( n |  |  | 2.100 | 4.800 | 1.800 | 3.200 |
|  |  |  |  | 2.100 | 4.800 | 1.800 | 3.200 |
|  | RCL ( ${ }^{\text {n }}$ |  |  | 2.100 | 5.200 | 1.800 | 2.200 |
|  |  |  |  | 2.100 | 5.200 | 1.800 | 2.200 |
|  | DROR ( ${ }^{\text {n }}$ |  |  | 2.200 | 5.200 | 1.900 | 2.700 |
|  |  |  |  | 2.200 | 5.200 | 1.900 | 2.700 |
|  | DRCR ( ${ }^{\text {n }} \mathrm{n}$ |  |  | 2.200 | 5.900 | 1.900 | 4.200 |
|  |  |  |  | 2.200 | 5.900 | 1.900 | 4.200 |
|  | DROL (D) n |  |  | 2.200 | 4.900 | 1.800 | 3.300 |
|  |  |  |  | 2.200 | 4.900 | 1.800 | 3.300 |
|  | DRCL ( ${ }^{\text {n }}$ |  |  | 2.200 | 5.900 | 1.900 | 3.800 |
|  |  |  |  | 2.200 | 5.900 | 1.900 | 3.800 |
|  | SFR ( ${ }^{\text {n }}$ |  |  | 2.200 | 4.600 | 1.700 | 2.600 |
|  |  |  |  | 2.200 | 4.600 | 1.700 | 2.600 |
|  | SFL ( ${ }^{\text {n }}$ |  |  | 2.200 | 4.600 | 1.800 | 2.700 |
|  |  |  |  | 2.200 | 4.600 | 1.800 | 2.700 |
|  | DSFR ( ${ }^{\text {n }}$ |  |  | 2.200 | 6.100 | 2.200 | 4.300 |
|  |  |  |  | 33.400 | 38.100 | 23.900 | 26.100 |
|  | DSFL (D) n |  |  | 2.200 | 6.100 | 2.100 | 4.000 |
|  |  |  |  | 33.500 | 38.000 | 23.700 | 25.800 |
|  | SUM |  |  | 3.000 | 4.800 | 2.900 | 3.600 |
|  |  |  |  | 3.000 | 4.900 | 2.900 | 3.600 |
|  | SEG |  |  | 1.700 | 3.600 | 1.500 | 2.100 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | FOR | - | 1.300 | 3.200 | 0.870 | 2.100 |
|  | CALL Pn | Internal file pointer | 2.600 | 4.000 | 2.300 | 3.600 |
|  |  | Common pointer | 4.600 | 13.500 | 3.200 | 4.900 |
|  | CALL Pn (51) to (55) | - | 31.200 | 36.000 | 26.100 | 29.300 |

## Remark

For the instructions for which a leading edge instruction $(\square P)$ is not described, the processing time is the same as an ON execution instruction.

Example MOVP instruction, WANDP instruction etc.
(2) Table of the time to be added when file register, extended data register, and extended link register are used
(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

|  |  |  | Device | Processin | ime ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Devic | name | Data | Specification Location | $\begin{aligned} & \text { L02CPU, } \\ & \text { L02CPU-P } \end{aligned}$ | L26CPU-BT, L26CPU-PBT |
|  |  | Bit | Source | 0.100 | 0.048 |
|  |  |  | Destination | 0.220 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 |
| F | Wh | Word | Destination | 0.100 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 |
|  |  | Double word | Destination | 0.200 | 0.086 |
|  |  | Bit | Source | 0.140 | 0.057 |
|  |  | Bit | Destination | 0.280 | 0.048 |
| File register (ZR), |  |  | Source | 0.140 | 0.057 |
| Extended data register (D), | When standard RAM is used | Word | Destination | 0.140 | 0.048 |
| Extended link register |  | Double word | Source | 0.240 | 0.105 |
|  |  | Double word | Destination | 0.240 | 0.095 |

(3) Table of the time to be added when $\mathrm{F} / \mathrm{T}(\mathrm{ST}) / \mathrm{C}$ device is used in OUT/SET/RST instruction
(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT.

| Instruction name | Device name | Condition |  | Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & \text { L02CPU, } \\ & \text { L02CPU-P } \end{aligned}$ | L26CPU-BT, L26CPU-PBT |
| OUT | F | When not executed |  | 2.000 | 1.570 |
|  |  | When executed | When displayed | 53.100 | 38.090 |
|  |  |  | Display completed | 53.000 | 37.980 |
|  | T(ST), C | When not executed |  | 0.120 | 0.030 |
|  |  | When executed | After time up | 0.120 | 0.030 |
|  |  |  | When added | 0.120 | 0.030 |
| SET | F | When not executed |  | 0.040 | 0.010 |
|  |  | When executed | When displayed | 52.000 | 40.600 |
|  |  |  | Display completed | 43.600 | 37.900 |
| RST | F | When not executed |  | 0.040 | 0.010 |
|  |  | When executed | When displayed | 45.700 | 36.600 |
|  |  |  | Display completed | 19.000 | 16.190 |
|  | T(ST), C | When not executed |  | 0.120 | 0.030 |
|  |  | When executed |  | 0.120 | 0.030 |

## Appendix 1.5.2 Processing time of instructions other than subset instruction

The following table shows the processing time of instructions other than subset instructions.
(1) Table of the processing time of instructions other than subset instructions

## Point ${ }^{P}$

- The processing time shown in "(1) Table of the processing time of instructions other than subset instructions" applies when the device used in an instruction does not meet the device condition for subset processing (For device condition that does not trigger subset processing, refer to Page 102, Section 3.5.1).
For instructions not shown in the following table, refer to "(1) Subset instruction processing time table" in Page 807, Appendix 1.5.1(2).
- When using file register (R, ZR), extended data register (D), extended link register (W), module access device (Un/G $\square$ ), and link direct device $(\mathrm{Jn} / \square)$, add the processing time shown in (2) to that of the instruction.
- Since the processing time of an instruction varies depending on that of the cash function, both the minimum and maximum values are described in the table.
(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT

| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| Sequence instruction | ANB <br> ORB <br> MPS <br> MRD <br> MPP | - |  | 0.040 |  | 0.0095 |
|  | INV | When not executed When executed | 0.040 |  | 0.0095 |  |
|  | $\begin{aligned} & \hline \text { MEP } \\ & \text { MEF } \end{aligned}$ | When not executed | 0.040 |  | 0.0095 |  |
|  | $\begin{aligned} & \text { EGP } \\ & \text { EGF } \end{aligned}$ | When not executed | 0.040 |  | 0.0095 |  |
|  | PLS | - | 1.600 | 1.700 | 0.890 | 1.200 |
|  | PLF | - | 1.600 | 1.700 | 0.890 | 1.200 |
|  | FF | When not executed |  | 0.080 |  | 0.0185 |
|  |  | When executed | 1.500 | 1.500 | 0.790 | 0.910 |
|  | DELTA | When not executed |  | 0.080 |  | 0.0185 |
|  |  | When executed | 2.700 | 6.800 | 2.400 | 3.200 |
|  | SFT | When not executed |  | 0.080 |  | 0.0185 |
|  |  | When executed | 1.700 | 4.300 | 1.100 | 2.700 |
|  | MC | - |  | 0.080 |  | 0.0185 |
|  | MCR | - |  | 0.040 |  | 0.0185 |
|  | FEND | Error check performed | 170.000 | 210.000 | 130.000 | 170.000 |
|  | END | No error check performed | 170.000 | 210.000 | 130.000 | 170.000 |
|  | STOP | - |  | - |  | - |
|  | NOP <br> NOPLF <br> PAGE | - | 0.040 |  | 0.0095 |  |


| Category | Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  |  | Min. | Max. | Min. | Max. |
| Basic instruction | LDE= | Single precision |  | conductive status | 3.900 | 10.000 |  | 0.0285 |
|  |  |  | In no | n-conductive status | 3.900 | 10.000 | 0.0285 |  |
|  | ANDE= | Single precision | When not executed |  | 0.120 |  |  |  |
|  |  |  | When executed | In conductive status | 3.400 | 9.300 | 0.0285 |  |
|  |  |  |  | In non-conductive status | 3.400 | 9.300 |  | 0.0285 |
|  | ORE= | Single precision | When not executed |  |  | 0.120 |  | 0.0285 |
|  |  |  | When executed | In conductive status | 3.500 | 8.500 |  | 0.0285 |
|  |  |  |  | In non-conductive status | 3.500 | 8.500 |  | 0.0285 |
|  | LDE<> | Single precision | In conductive status |  | 3.900 | 10.000 |  | 0.0285 |
|  |  |  | In non-conductive status |  | 3.900 | 10.000 |  | 0.0285 |
|  | ANDE<> | Single precision | When not executed |  |  | 0.120 |  | 0.0285 |
|  |  |  | Whenexecuted | In conductive status | 3.400 | 9.300 | 0.0285 |  |
|  |  |  |  | In non-conductive status | 3.400 | 9.300 | 0.0285 |  |
|  | ORE< > | Single precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When <br> executed | In conductive status | 3.500 8.500 <br> 3.500 8.500 |  | 0.0285 |  |
|  |  |  |  | In non-conductive status |  |  | 0.0285 |  |
|  | LDE> | Single precision | In conductive status |  | 3.900 | 10.000 | 0.0285 |  |
|  |  |  | In non-conductive status |  | 3.900 | 10.000 | 0.0285 |  |
|  | ANDE> | Single precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 3.400 9.300 <br> 3.400 9.300 |  | 0.0285 |  |
|  |  |  |  | In non-conductive status |  |  | 0.0285 |  |
|  | ORE> | Single precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When <br> executed <br>  | In conductive status | 3.500 8.500 <br> 3.500 8.500 |  | 0.0285 |  |
|  |  |  |  | In non-conductive status |  |  | 0.0285 |  |
|  | LDE<= | Single precision | In conductive status |  | 3.900 | 10.000 | 0.0285 |  |
|  |  |  | In non-conductive status |  | 3.900 | 10.000 | 0.0285 |  |
|  | ANDE<= | Single precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When In conductive status <br> executed In non-conductive status |  | 3.400 | 9.300 | 0.0285 |  |
|  |  |  |  |  | 3.400 | 9.300 | 0.0285 |  |
|  | ORE<= | Single precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 3.500 | 8.500 | 0.0285 |  |
|  |  |  |  | In non-conductive status | 3.500 | 8.500 |  | 0.0285 |
|  | LDE< | $\begin{aligned} & \text { Single } \\ & \text { precision } \end{aligned}$ | In conductive status |  | 3.900 | 10.000 |  | 0.0285 |
|  |  |  | In non-conductive status |  | 3.900 | 10.000 |  | 0.0285 |
|  | ANDE< | Single precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When <br> executed | In conductive status | 3.400 | 9.300 | 0.0285 |  |
|  |  |  |  | In non-conductive status | 3.400 | 9.300 | 0.0285 |  |
|  | ORE< | Single precision | When not executed |  | 0.120 |  |  | 0.0285 |
|  |  |  | When <br> executed <br>  | In conductive status | 3.500 | 8.500 |  | 0.0285 |
|  |  |  |  | In non-conductive status | 3.500 | 8.500 |  | 0.0285 |
|  | LDE>= | Single precision | In conductive status |  | 3.900 | 10.000 |  | 0.0285 |
|  |  |  | In non-conductive status |  | 3.900 | 10.000 |  | 0.0285 |
|  | ANDE>= | Single precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 3.400 | 9.300 |  | 0.0285 |
|  |  |  |  | In non-conductive status | 3.400 | 9.300 |  | 0.0285 |
|  | ORE>= | Single precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When In conductive status <br> executed In non-conductive status |  | 3.500 | 8.500 | 0.0285 |  |
|  |  |  |  |  | 3.500 | 8.500 |  | 0.0285 |
|  | LDED= | Double precision | In conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  |  | In non-conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  | ANDED= | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When In conductive status <br>  executed <br>  In non-conductive status |  | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  |  |  |  | 4.400 | 15.100 | 3.200 | 7.500 |


| Category | Instruction | Condition (Device) |  |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  |  | Min. | Max. | Min. | Max. |
| Basic instruction | ORED= | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When | In conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  |  | executed | In non-conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  | LDED<> | Double precision | In conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  |  | In non-conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  | ANDED<> | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When | In conductive status | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  |  | executed | In non-conductive status | 4.400 | 15.100 | 3.200 | 7.500 |
|  | ORED<> | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  |  |  | In non-conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  | LDED> | Double precision | In conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  |  | In non-conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  | ANDED> | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  |  |  | In non-conductive status | 4.400 | 15.100 | 3.200 | 7.500 |
|  | ORED> | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  |  |  | In non-conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  | LDED<= | Double precision | In conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  |  | In non-conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  | ANDED<= | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  |  |  | In non-conductive status | 4.400 | 15.100 | 3.200 | 7.500 |
|  | ORED<= | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  |  |  | In non-conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  | LDED< | Double precision | In conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  |  | In non-conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  | ANDED< | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  |  |  | In non-conductive status | 4.400 | 15.100 | 3.200 | 7.500 |
|  | ORED< | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When executed | In conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  |  |  | In non-conductive status | 4.500 | 14.900 | 3.400 | 9.200 |
|  | LDED>= | Double precision | In conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  |  |  | In non-conductive status |  | 4.800 | 16.000 | 3.500 | 9.000 |
|  | ANDED>= | Double precision | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  |  | When In conductive status <br>  executed <br>  In non-conductive status |  | 4.400 | 15.100 | 3.200 | 7.500 |
|  |  |  |  |  | 4.400 | 15.100 | 3.200 | 7.500 |
|  | ORED>= | Double precision | When not executed |  | - 0.120 |  | 0.0285 |  |
|  |  |  | When In conductive status <br> executed In non-conductive status |  | 4.500 | 14.900 | 3.400 | 9.200 |
|  |  |  |  |  | 4.500 | 14.900 | 3.400 | 9.200 |
|  | LD\$= | In conductive status |  |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  |  | In non-conductive status |  |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | AND\$= | When not executed |  |  | 0.120 |  | 0.0285 |  |
|  |  | When executed |  | In conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  |  |  | In non-conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  | OR\$= | When not executed |  |  | 0.120 |  | 0.0285 |  |
|  |  | When executed |  | In conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  |  |  | In non-conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  | LD\$< > | In conductive status |  |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  |  | In non-conductive status |  |  | 5.600 | 17.100 | 4.200 | 8.200 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Basic instruction | AND\$<> | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  |  | In non-conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  | OR\$ $<>$ | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  |  | In non-conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  | LD\$> | In conductive status |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  |  | In non-conductive status |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | AND\$> | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  |  | In non-conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  | OR\$> | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  |  | In non-conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  | LD\$<= | In conductive status |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  |  | In non-conductive status |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | AND\$<= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  |  | In non-conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  | OR\$<= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  |  | In non-conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  | LD\$< | In conductive status |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  |  | In non-conductive status |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | AND\$< | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  |  | In non-conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  | OR\$< | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  |  | In non-conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  | LD\$>= | In conductive status |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  |  | In non-conductive status |  | 5.600 | 17.100 | 4.200 | 8.200 |
|  | AND\$>= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  |  |  | In non-conductive status | 5.300 | 16.400 | 3.900 | 7.300 |
|  | OR\$>= | When not executed |  | 0.120 |  | 0.0285 |  |
|  |  | When executed | In conductive status | 5.200 | 15.700 | 4.000 | 7.600 |
|  |  |  | In non-conductive status | 5.200 | 15.700 | 4.000 | 7.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Basic instruction | BKCMP = (51) (52) (D) n |  | $\mathrm{n}=1$ | 9.200 | 15.600 | 7.500 | 10.100 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 69.100 | 45.600 | 50.500 |
|  | BKCMP<> (51) (32) (D) n |  | $\mathrm{n}=1$ | 9.200 | 15.600 | 7.500 | 10.100 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 69.100 | 45.600 | 50.500 |
|  | BKCMP> (S1) (52) (D) n |  | $\mathrm{n}=1$ | 9.200 | 15.600 | 7.500 | 10.100 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 69.100 | 45.600 | 50.500 |
|  | BKCMP<= (51) (52) (D) n |  | $\mathrm{n}=1$ | 9.200 | 15.600 | 7.500 | 10.100 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 69.100 | 45.600 | 50.500 |
|  | BKCMP< (51) (S2) (D) n |  | $\mathrm{n}=1$ | 9.200 | 15.600 | 7.500 | 10.100 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 69.100 | 45.600 | 50.500 |
|  | BKCMP>= (51) (52) (D) n |  | $\mathrm{n}=1$ | 9.200 | 15.600 | 7.500 | 10.100 |
|  |  |  | $\mathrm{n}=96$ | 60.700 | 69.100 | 45.600 | 50.500 |
|  | DBKCMP = (51) (32) (D) n |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
|  | DBKCMP<> (51) (32) (D) n |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
|  | DBKCMP> (51) (32) (D) n |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
|  | DBKCMP<= (S1) (32) (D) n |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
|  | DBKCMP< (51) (32) (D) n |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
|  | DBKCMP>= (31) (32) (D) n |  | $\mathrm{n}=1$ | 9.700 | 16.400 | 8.600 | 13.000 |
|  |  |  | $\mathrm{n}=96$ | 61.200 | 69.900 | 47.900 | 52.800 |
|  | DB + (S) (D) |  | When executed | 4.800 | 8.400 | 4.600 | 6.400 |
|  | DB + (S1) (32) (D) |  | When executed | 5.100 | 8.700 | 4.800 | 6.700 |
|  | DB - (S) (D) |  | When executed | 4.800 | 8.400 | 4.600 | 6.400 |
|  | DB - (51) (32) (D) |  | When executed | 5.100 | 8.700 | 4.800 | 6.700 |
|  | DB * (51) (32) (D) |  | When executed | 8.700 | 18.900 | 8.100 | 11.600 |
|  | DB/ (51) (32) (D) | When executed |  | 6.100 | 9.100 | 5.800 | 8.800 |
|  | ED + (S) (D) | Double precision | (S) $=0$, (D) $=0$ | 4.800 | 8.000 | 4.300 | 7.200 |
|  |  |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 5.400 | 14.900 | 4.300 | 7.200 |
|  | ED + (51) (32) (D) | Double precision | (S1) $=0$, (52) $=0$ | 5.500 | 9.800 | 4.800 | 9.200 |
|  |  |  | (S1) $=2^{1023}$, (S2) $=2^{1023}$ | 6.100 | 17.800 | 4.800 | 9.200 |
|  | ED - (S) (D) | Double precision | (S) $=0$, ( $)=0$ | 4.400 | 10.800 | 4.400 | 7.500 |
|  |  |  | (S) $=2^{1023}$, (D) $=2^{1023}$ | 5.400 | 15.500 | 4.400 | 7.500 |
|  | ED - (51) (32) (D) | Double precision | (S1) $=0$, (32) $=0$ | 4.700 | 13.900 | 3.800 | 7.500 |
|  |  |  | (S1) $=2^{1023}$, (32) $=2^{1023}$ | 5.700 | 17.200 | 3.800 | 7.500 |
|  | ED * (51) (32) (D) | Double precision | (51) $=0$, (52) $=0$ | 5.800 | 9.500 | 5.100 | 8.800 |
|  |  |  | (S1) $=2^{1023}$, (S2) $=2^{1023}$ | 5.900 | 17.600 | 5.100 | 8.800 |
|  | ED / (51) (32) (D) | Double precision | (51) $=2^{1023}$, (52) $=2^{1023}$ | 7.300 | 18.700 | 5.900 | 10.000 |
|  | $\mathrm{BK}+$ (51) (52) (D) n |  | $\mathrm{n}=1$ | 9.100 | 11.200 | 8.500 | 10.600 |
|  |  |  | $\mathrm{n}=96$ | 60.500 | 66.200 | 44.600 | 47.900 |
|  | BK - (51) (52) (D) n |  | $\mathrm{n}=1$ | 9.700 | 12.000 | 8.900 | 11.300 |
|  |  |  | $\mathrm{n}=96$ | 60.500 | 66.200 | 44.600 | 47.900 |
|  | DBK + (51) (32) (D) n |  | $\mathrm{n}=1$ | 7.500 | 12.400 | 6.450 | 9.950 |
|  |  |  | $\mathrm{n}=96$ | 59.900 | 65.200 | 43.700 | 47.500 |
|  | DBK - (51) (52) (D) n |  | $\mathrm{n}=1$ | 7.500 | 12.400 | 6.450 | 9.950 |
|  |  |  | $\mathrm{n}=96$ | 59.900 | 65.200 | 43.700 | 47.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Basic instruction | \$ + (S) (D) |  | - | 11.200 | 24.700 | 8.100 | 13.900 |
|  | \$ + (51) (32) (D) |  | - | 7.900 | 16.600 | 6.500 | 10.300 |
|  | FLTD | Double precision | (S) $=0$ | 2.800 | 9.400 | 1.800 | 4.700 |
|  |  |  | (S) $=7 \mathrm{FFF}_{\mathrm{H}}$ | 3.300 | 9.600 | 2.200 | 4.800 |
|  | DFLTD | Double precision | (S) $=0$ | 2.900 | 9.100 | 2.000 | 4.900 |
|  |  |  | (S) $=7 \mathrm{FFFFFFFF}_{\mathrm{H}}$ | 3.400 | 9.300 | 2.300 | 5.100 |
|  | INTD | Double precision | (S) $=0$ | 3.500 | 8.700 | 2.200 | 4.100 |
|  |  |  | (S) $=32766.5$ | 4.100 | 12.900 | 3.200 | 5.600 |
|  | DINTD | Double precision | (S) $=0$ | 3.200 | 9.500 | 2.200 | 3.400 |
|  |  |  | (S) $=1234567890.3$ | 4.100 | 13.400 | 3.000 | 5.100 |
|  | DBL | When executed |  | 2.500 | 4.400 | 2.300 | 2.700 |
|  | WORD | When executed |  | 2.800 | 3.900 | 2.600 | 3.600 |
|  | GRY | When executed |  | 2.700 | 4.300 | 2.300 | 3.000 |
|  | DGRY | When executed |  | 2.700 | 4.300 | 2.300 | 3.000 |
|  | GBIN | When executed |  | 4.000 | 6.400 | 3.800 | 4.300 |
|  | DGBIN | When executed |  | 5.000 | 6.900 | 5.000 | 5.900 |
|  | NEG | When executed |  | 2.100 | 4.400 | 2.000 | 3.300 |
|  | DNEG | When executed |  | 2.500 | 3.700 | 2.500 | 3.300 |
|  | ENEG | Floating point = 0 |  | 2.500 | 3.300 | 2.300 | 2.800 |
|  |  | Floating point $=-1.0$ |  | 2.800 | 5.600 | 2.500 | 3.900 |
|  | EDNEG | Floating point = 0 |  | 3.000 | 8.800 | 1.800 | 3.100 |
|  |  | Floating point $=-1.0$ |  | 2.700 | 9.400 | 1.900 | 3.000 |
|  | BKBCD (S) (D) n |  | $\mathrm{n}=1$ | 6.000 | 13.400 | 5.900 | 8.200 |
|  |  |  | $\mathrm{n}=96$ | 83.300 | 91.400 | 61.000 | 63.400 |
|  | BKBIN (S) (D) n |  | $\mathrm{n}=1$ | 6.500 | 9.800 | 5.600 | 9.300 |
|  |  |  | $\mathrm{n}=96$ | 55.400 | 62.900 | 49.200 | 52.500 |
|  | ECON |  | - | 3.000 | 9.800 | 2.100 | 4.500 |
|  | EDCON |  | - | 3.300 | 10.300 | 2.500 | 5.400 |
|  | EDMOV |  | - | 2.700 | 8.500 | 1.700 | 5.000 |
|  | \$MOV | Character string to be transferred $=0$ |  | 4.400 | 12.300 | 3.400 | 5.600 |
|  |  | Character string to be transferred = 32 |  | 14.000 | 21.900 | 11.400 | 13.300 |
|  | BXCH (11)(12) n |  | $\mathrm{n}=1$ | 6.200 | 7.900 | 5.500 | 7.300 |
|  |  |  | $\mathrm{n}=96$ | 67.300 | 71.400 | 47.300 | 49.300 |
|  | SWAP |  | - | 2.400 | 2.700 | 1.900 | 2.200 |
|  | GOEND |  | - |  | 0.700 |  | 0.500 |
|  | DI |  | - | 2.100 | 4.000 | 1.500 | 1.800 |
|  | El |  | - | 3.600 | 6.300 | 3.000 | 3.300 |
|  | IMASK |  | - | 11.800 | 20.500 | 7.200 | 10.500 |
|  | IRET |  | - |  | 1.400 |  | 1.000 |
|  | RFS X n |  | $\mathrm{n}=1$ | 5.900 | 12.500 | 3.700 | 5.600 |
|  |  |  | $\mathrm{n}=96$ | 12.900 | 19.300 | 10.700 | 12.400 |
|  | RFS Y n |  | $\mathrm{n}=1$ | 5.100 | 11.500 | 3.400 | 4.800 |
|  |  |  | $\mathrm{n}=96$ | 8.600 | 15.300 | 8.100 | 8.900 |
|  | UDCNT1 |  | - | 6.200 | 16.400 | 5.100 | 12.300 |
|  | UDCNT2 |  | - | 6.300 | 16.800 | 5.400 | 12.500 |
|  | TTMR |  | - | 4.500 | 9.500 | 3.400 | 5.400 |
|  | STMR |  | - | 7.800 | 21.400 | 5.800 | 12.500 |
|  | ROTC |  | - | 20.900 | 21.500 | 8.000 | 9.400 |



| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | NDIS | When executed | 11.200 | 15.200 | 11.000 | 13.200 |
|  | NUNI | When executed | 10.600 | 12.700 | 7.300 | 13.200 |
|  | WTOB (S) (D) n | $\mathrm{n}=1$ | 5.400 | 8.100 | 4.400 | 5.800 |
|  |  | $\mathrm{n}=96$ | 38.400 | 40.900 | 28.200 | 29.300 |
|  | BTOW (S) (D) n | $\mathrm{n}=1$ | 5.300 | 8.200 | 4.600 | 5.500 |
|  |  | $\mathrm{n}=96$ | 31.700 | 34.200 | 22.800 | 23.800 |
|  | MAX (S) (D) n | $\mathrm{n}=1$ | 5.400 | 11.900 | 4.000 | 6.100 |
|  |  | $\mathrm{n}=96$ | 34.200 | 41.100 | 24.700 | 27.000 |
|  | MIN (S) (D) n | $\mathrm{n}=1$ | 6.100 | 12.000 | 4.000 | 6.000 |
|  |  | $\mathrm{n}=96$ | 32.900 | 39.300 | 26.500 | 28.300 |
|  | DMAX (S) ${ }^{\text {( }} \mathrm{n}$ | $\mathrm{n}=1$ | 6.000 | 14.800 | 4.800 | 8.100 |
|  |  | $\mathrm{n}=96$ | 61.100 | 69.500 | 47.100 | 49.600 |
|  | DMIN (S) (D) n | $\mathrm{n}=1$ | 6.000 | 14.800 | 4.300 | 5.900 |
|  |  | $\mathrm{n}=96$ | 57.000 | 67.000 | 45.400 | 47.400 |
|  | SORT (31) n (32) (11) (12) | $\mathrm{n}=1$, (52) $=1$ | 6.800 | 13.700 | 5.600 | 8.800 |
|  |  | $n=96$, (32) $=16$ | 31,300 | 46,800 | 24,300 | 34,300 |
|  | DSORT (51) n (52) (11) (12) | $\mathrm{n}=1$, (32) $=1$ | 6.800 | 14.300 | 5.600 | 8.200 |
|  |  | $\mathrm{n}=96$, S2) $=16$ | 34,900 | 49,700 | 26,200 | 36,700 |
|  | WSUM (S) (D) n | $\mathrm{n}=1$ | 5.000 | 7.300 | 4.200 | 5.500 |
|  |  | $\mathrm{n}=96$ | 28.100 | 30.700 | 21.300 | 22.300 |
|  | DWSUM (S) ${ }^{\text {( }}$ n | $\mathrm{n}=1$ | 6.100 | 11.300 | 4.800 | 6.100 |
|  |  | $\mathrm{n}=96$ | 56.200 | 62.100 | 42.700 | 44.000 |
|  | MEAN (S) (D) $n$ | $\mathrm{n}=1$ | 4.400 | 10.400 | 3.900 | 7.800 |
|  |  | $\mathrm{n}=96$ | 16.100 | 24.500 | 12.900 | 18.000 |
|  | DMEAN (S) D | $\mathrm{n}=1$ | 6.000 | 12.500 | 5.300 | 9.950 |
|  |  | $\mathrm{n}=96$ | 34.000 | 42.000 | 23.000 | 28.800 |
|  | NEXT | - | 0.940 | 1.400 | 0.770 | 1.200 |
|  | BREAK | - | 3.500 | 10.200 | 3.100 | 7.600 |
|  | RET | Return to original program | 2.900 | 8.800 | 1.600 | 2.600 |
|  |  | Return to other program | 3.200 | 10.500 | 2.000 | 3.100 |
|  | FCALL Pn | Internal file pointer | 3.600 | 3.800 | 2.700 | 3.600 |
|  |  | Common pointer | 5.300 | 13.500 | 3.600 | 5.100 |
|  | FCALL Pn S1 to (55) | - | 20.900 | 30.300 | 16.500 | 18.600 |
|  | ECALL * Pn <br> *: Program name | - | 72.700 | 109.000 | 65.900 | 77.600 |
|  | ECALL * Pn (51) to (55) <br> *: Program name | - | 101.400 | 141.400 | 91.800 | 105.000 |
|  | EFCALL * Pn <br> *: Program name | - | 72.800 | 109.600 | 66.200 | 78.100 |
|  | EFCALL * Pn (51) to (55) <br> *: Program name | - | 101.900 | 141.500 | 78.800 | 91.600 |
|  | XCALL | - | 5.200 | 14.600 | 3.700 | 5.200 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | $\begin{aligned} & \mathrm{COM} \\ & \mathrm{CCOM} \end{aligned}$ | When selecting I/O refresh only | 8.400 | 14.600 | 12.600 | 17.200 |
|  |  | When selecting CC-Link refresh only (Master station side) | 10.500 | 29.400 | 10.100 | 22.000 |
|  |  | When selecting CC-Link refresh only (Local station side) | 10.500 | 29.400 | 10.100 | 22.000 |
|  |  | When selecting CC-Link IE Field <br> Network refresh only (master station side) | 17.000 | 49.500 | 16.600 | 38.000 |
|  |  | When selecting CC-Link IE Field Network refresh only (local station side) | 17.000 | 49.500 | 16.600 | 38.000 |
|  |  | When selecting intelli auto refresh only | 7.900 | 14.400 | 7.400 | 11.900 |
|  |  | When selecting communications with display unit | 29.700 | 79.900 | 26.800 | 60.700 |
|  |  | When selecting communication with external devices only | 9.500 | 32.800 | 9.200 | 25.200 |
|  | FIFW | Number of data points $=0$ | 4.200 | 6.700 | 3.200 | 4.600 |
|  |  | Number of data points $=96$ | 4.400 | 6.800 | 3.300 | 3.800 |
|  | FIFR | Number of data points $=1$ | 5.100 | 7.400 | 3.800 | 4.400 |
|  |  | Number of data points $=96$ | 36.100 | 38.800 | 24.800 | 25.700 |
|  | FPOP | Number of data points = 1 | 4.900 | 7.500 | 3.800 | 5.300 |
|  |  | Number of data points $=96$ | 5.000 | 7.500 | 3.700 | 5.400 |
|  | FINS | Number of data points $=0$ | 5.400 | 7.500 | 3.700 | 5.300 |
|  |  | Number of data points $=96$ | 5.000 | 7.400 | 3.700 | 5.300 |
|  | FDEL | Number of data points $=1$ | 5.700 | 8.300 | 4.200 | 5.800 |
|  |  | Number of data points $=96$ | 36.900 | 39.300 | 25.400 | 25.900 |
|  | FROM n1 n2 (D) n3 | n3 = 1 | 11.600 | 31.000 | 10.700 | 23.600 |
|  |  | n3 $=1000$ | 403.900 | 432.900 | 390.900 | 410.200 |
|  | DFRO n1 n2 (D) n3 | n3 = 1 | 13.300 | 35.400 | 12.600 | 26.700 |
|  |  | $\mathrm{n} 3=500$ | 405.000 | 434.600 | 390.900 | 410.200 |
|  | TO n1 n2 (S) n3 | n3 = 1 | 11.200 | 28.400 | 9.600 | 21.300 |
|  |  | n3 $=1000$ | 381.500 | 410.900 | 372.500 | 390.800 |
|  | DTO n1 n2 © n3 | n3 = 1 | 12.500 | 33.900 | 12.000 | 25.700 |
|  |  | n3 $=500$ | 379.800 | 410.400 | 372.500 | 390.800 |
|  | LEDR | No display $\rightarrow$ no display | 2.400 | 2.600 | 1.900 | 2.000 |
|  |  | LED instruction execution <br> $\rightarrow$ no display | 32.700 | 50.600 | 24.400 | 35.800 |
|  | BINDA (S) (D) | (S) $=1$ | 5.000 | 7.300 | 4.300 | 5.600 |
|  |  | (S) $=-32768$ | 7.400 | 9.800 | 6.500 | 8.000 |
|  | DBINDA (S) (D) | (S) $=1$ | 5.600 | 8.300 | 4.900 | 6.300 |
|  |  | (S) $=-2147483648$ | 10.500 | 12.900 | 9.600 | 11.000 |
|  | BINHA (S) (D) | (S) $=1$ | 4.500 | 6.900 | 3.700 | 5.200 |
|  |  | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 4.500 | 6.900 | 3.700 | 5.200 |
|  | DBINHA (S) (D) | (S) $=1$ | 5.000 | 7.600 | 4.600 | 6.000 |
|  |  | (S) = FFFFFFFFF ${ }_{\mathrm{H}}$ | 5.000 | 7.600 | 4.600 | 6.000 |
|  | BCDDA (S) (D) | (S) $=1$ | 4.300 | 6.700 | 3.600 | 5.000 |
|  |  | (S) $=9999$ | 4.800 | 7.100 | 4.100 | 5.400 |
|  | DBCDDA (S) | (S) $=1$ | 4.900 | 7.200 | 4.000 | 5.500 |
|  |  | (S) $=99999999$ | 5.700 | 8.300 | 4.900 | 6.300 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | DABIN (S) (D) |  | (S) $=1$ | 5.800 | 10.100 | 5.600 | 7.800 |
|  |  |  | (S) $=-32768$ | 5.800 | 10.100 | 5.600 | 7.800 |
|  | DDABIN (S) (D) |  | (S) $=1$ | 8.300 | 12.600 | 8.100 | 10.500 |
|  |  |  | (S) $=-2147483648$ | 8.300 | 12.600 | 8.100 | 10.500 |
|  | HABIN (S) (D) |  | (S) $=1$ | 4.500 | 8.800 | 4.400 | 6.500 |
|  |  |  | (S) $=\mathrm{FFFF}_{\mathrm{H}}$ | 4.500 | 8.800 | 4.400 | 6.500 |
|  | DHABIN (S) (D) |  | (S) $=1$ | 5.500 | 10.000 | 5.300 | 7.700 |
|  |  |  | (S) $=$ FFFFFFFFF $_{\mathrm{H}}$ | 5.500 | 10.000 | 5.300 | 7.700 |
|  | DABCD (S) (D) |  | (S) $=1$ | 4.500 | 8.700 | 4.300 | 6.300 |
|  |  |  | (S) $=9999$ | 4.500 | 8.700 | 4.300 | 6.300 |
|  | DDABCD (S) (D) |  | (S) $=1$ | 5.500 | 9.800 | 5.500 | 7.500 |
|  |  |  | (S) $=99999999$ | 5.500 | 9.800 | 5.500 | 7.500 |
|  | COMRD |  | - | 65.700 | 65.700 | 50.900 | 51.200 |
|  | LEN |  | 1 character | 3.900 | 7.800 | 3.600 | 5.500 |
|  |  |  | 96 characters | 19.700 | 23.900 | 16.800 | 18.700 |
|  | STR |  | - | 7.500 | 16.700 | 6.600 | 10.400 |
|  | DSTR |  | - | 10.200 | 19.700 | 9.600 | 11.500 |
|  | VAL |  | - | 9.800 | 19.900 | 8.900 | 13.000 |
|  | DVAL |  | - | 12.700 | 23.900 | 12.700 | 16.800 |
|  | ESTR |  | - | 21.200 | 43.400 | 17.900 | 23.100 |
|  | EVAL |  | Decimal point format ll 2-digit specification | 28.300 | 41.000 | 22.500 | 29.00 |
|  |  |  | Exponent format ll 6-digit specification | 28.300 | 41.000 | 22.500 | 29.00 |
|  | ASC (S) (D) n |  | $\mathrm{n}=1$ | 6.200 | 17.100 | 5.400 | 8.300 |
|  |  |  | $\mathrm{n}=96$ | 30.300 | 42.100 | 25.200 | 28.400 |
|  | HEX (S) (D) n |  | $\mathrm{n}=1$ | 5.400 | 16.000 | 5.400 | 9.000 |
|  |  |  | $\mathrm{n}=96$ | 42.400 | 54.900 | 31.300 | 35.000 |
|  | RIGHT (S) (D) n |  | $\mathrm{n}=1$ | 7.400 | 13.900 | 6.600 | 7.300 |
|  |  |  | $\mathrm{n}=96$ | 39.300 | 45.800 | 29.200 | 31.600 |
|  | LEFT (S) n |  | $\mathrm{n}=1$ | 6.900 | 13.400 | 5.900 | 8.200 |
|  |  |  | $\mathrm{n}=96$ | 39.300 | 45.800 | 29.200 | 31.500 |
|  | MIDR |  | - | 10.200 | 16.500 | 8.100 | 10.300 |
|  | MIDW |  | - | 10.700 | 14.900 | 8.800 | 10.200 |
|  | INSTR |  | No match | 20.000 | 25.600 | 16.600 | 18.400 |
|  |  | Match | Head | 11.000 | 16.500 | 9.100 | 10.900 |
|  |  | Match | End | 53.900 | 60.000 | 42.700 | 44.900 |
|  | EMOD |  | - | 11.200 | 15.100 | 9.600 | 11.000 |
|  | EREXP |  | - | 20.400 | 22.900 | 18.800 | 20.100 |
|  | STRINS (S) ${ }^{\text {( }} \mathrm{n}$ |  | $=128 /$ (D) $=40 / n=1$ | 45.300 | 63.400 | 35.300 | 47.600 |
|  |  |  | $=128 /(D)=40 / n=48$ | 63.200 | 81.900 | 48.600 | 61.700 |
|  | STRDEL (S) n |  | $=128 /$ (D) $=40 / n=1$ | 39.000 | 53.500 | 34.800 | 44.600 |
|  |  | (S) $=$ | $=128 /(D)=40 / n=48$ | 40.800 | 50.400 | 29.200 | 38.100 |
|  | SIN |  | Single precision | 5.000 | 8.400 | 4.100 | 5.700 |
|  | COS |  | Single precision | 5.200 | 8.000 | 4.000 | 5.600 |
|  | TAN |  | Single precision | 6.100 | 9.200 | 5.100 | 6.700 |
|  | ASIN |  | Single precision | 6.900 | 10.900 | 5.900 | 8.500 |
|  | ACOS |  | Single precision | 7.800 | 11.000 | 6.700 | 8.900 |
|  | ATAN |  | Single precision | 4.700 | 7.300 | 3.900 | 6.000 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | SIND |  | uble precision | 9.400 | 22.300 | 8.500 | 13.800 |
|  | COSD |  | uble precision | 10.000 | 22.300 | 8.800 | 14.600 |
|  | TAND |  | uble precision | 12.200 | 24.900 | 10.800 | 16.500 |
|  | ASIND |  | uble precision | 12.800 | 25.900 | 11.600 | 16.600 |
|  | ACOSD |  | uble precision | 12.600 | 25.900 | 11.200 | 16.200 |
|  | ATAND |  | uble precision | 10.500 | 22.900 | 9.100 | 13.800 |
|  | RAD |  | ngle precision | 3.000 | 6.400 | 2.100 | 4.300 |
|  | RADD |  | uble precision | 5.200 | 16.900 | 3.600 | 9.200 |
|  | DEG |  | ngle precision | 2.900 | 6.600 | 2.200 | 4.400 |
|  | DEGD |  | uble precision | 5.200 | 16.800 | 3.800 | 9.000 |
|  | SQR |  | ngle precision | 3.600 | 7.200 | 2.600 | 4.300 |
|  | SQRD |  | uble precision | 6.200 | 19.100 | 5.200 | 11.000 |
|  |  | Single | (S) $=-10$ | 4.700 | 7.500 | 3.800 | 5.600 |
|  | EXP (S) | precision | (S) $=1$ | 4.700 | 7.500 | 3.800 | 5.600 |
|  |  | Double | (S) $=-10$ | 9.300 | 22.100 | 8.000 | 13.500 |
|  |  | precision | (S) $=1$ | 9.300 | 22.100 | 8.000 | 13.500 |
|  | (D) | Single | (S) $=1$ | 4.700 | 8.800 | 3.800 | 6.400 |
|  | G (B) | precision | (S) $=10$ | 6.300 | 10.400 | 5.200 | 7.700 |
|  |  | Double | (S) $=1$ | 8.600 | 21.100 | 7.700 | 12.500 |
|  | LOGD (S) | precision | (S) $=10$ | 10.200 | 23.000 | 9.200 | 14.300 |
|  | RND |  | - | 1.500 | 2.500 | 0.800 | 1.800 |
|  | SRND |  | - | 1.800 | 2.900 | 1.100 | 2.000 |
|  | R (D) |  | (S) $=0$ | 2.700 | 4.400 | 1.500 | 3.000 |
|  | BSQR (S) |  | (S) $=9999$ | 6.100 | 12.500 | 5.100 | 8.000 |
|  |  |  | (S) $=0$ | 2.700 | 4.400 | 1.500 | 3.000 |
|  | BDSQR (S) |  | $=99999999$ | 8.500 | 15.200 | 7.500 | 9.900 |
|  | BSIN |  | - | 9.500 | 21.500 | 8.100 | 14.500 |
|  | BCOS |  | - | 9.500 | 21.400 | 7.800 | 13.700 |
|  | BTAN |  | - | 10.400 | 22.600 | 9.000 | 13.300 |
|  | BASIN |  | - | 11.800 | 23.600 | 10.100 | 12.800 |
|  | BACOS |  | - | 13.100 | 23.700 | 11.100 | 14.100 |
|  | BATAN |  | - | 11.100 | 21.500 | 9.100 | 10.900 |
|  | POW (51) (52) (D) | Single precision | $\begin{aligned} & \text { (51) }=12.3 \mathrm{E}+5 \\ & \text { (S2) }=3.45 \mathrm{E}+0 \end{aligned}$ | 9.600 | 13.300 | 8.400 | 10.900 |
|  | POWD (51) (32) (D) | Double precision | $\begin{aligned} & \text { (51) }=12.3 \mathrm{E}+5 \\ & \text { (S2) }=3.45 \mathrm{E}+0 \end{aligned}$ | 18.900 | 30.600 | 18.200 | 26.500 |
|  | LOG10 | Single precision |  | 6.000 | 9.600 | 5.700 | 8.050 |
|  | LOG10D | Double precision |  | 11.900 | 22.900 | 11.100 | 18.600 |
|  | LIMIT |  | - | 4.000 | 4.000 | 2.400 | 2.700 |
|  | DLIMIT |  | - | 4.400 | 4.400 | 2.800 | 3.000 |
|  | BAND |  | - | 4.500 | 6.600 | 2.700 | 3.800 |
|  | DBAND |  | - | 4.800 | 6.900 | 3.300 | 4.600 |
|  | ZONE |  | - | 4.200 | 6.100 | 2.600 | 4.300 |
|  | DZONE |  | - | 4.700 | 6.900 | 3.000 | 4.600 |
|  | LDDT = | Comparison of specified date | In conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 6.400 | 12.800 | 5.500 | 9.700 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | ANDDT= | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  | ORDT= | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  | LDDT <> | Comparison of specified date | In conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | Comparison of current date | In conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  | ANDDT<> | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  | ORDT<> | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | $\begin{array}{\|c} \hline \text { Comparison } \\ \text { of current } \\ \text { date } \end{array}$ | In conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  | LDDT> | Comparison of specified date | In conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | $\begin{gathered} \text { Comparison } \\ \text { of current } \\ \text { date } \end{gathered}$ | In conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  | ANDDT> | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | Comparison of current date | In conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  | ORDT> | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 6.000 | 12.800 | 5.400 | 9.600 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | LDDT<= | Comparison of specified date | In conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | ```Comparison of current date``` | In conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  | ANDDT<= | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | $\begin{gathered} \text { Comparison } \\ \text { of current } \\ \text { date } \end{gathered}$ | In conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  | ORDT<= | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | $\begin{gathered} \text { Comparison } \\ \text { of specified } \\ \text { date } \end{gathered}$ | In conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  | LDDT< | Comparison of specified date | In conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | $\begin{gathered} \text { Comparison } \\ \text { of current } \\ \text { date } \end{gathered}$ | In conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  | ANDDT< | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparisonof specifieddate | In conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | Comparison <br> of current <br> date | In conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  | ORDT< | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | $\begin{gathered} \text { Comparison } \\ \text { of specified } \\ \text { date } \end{gathered}$ | In conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | $\begin{gathered} \text { Comparison } \\ \text { of current } \\ \text { date } \end{gathered}$ | In conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  | LDDT>= | Comparison of specified date | In conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  |  | In non-conductive status | 7.700 | 14.200 | 6.800 | 10.900 |
|  |  | Comparison <br> of current <br> date | In conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  |  |  | In non-conductive status | 6.400 | 12.800 | 5.500 | 9.700 |
|  | ANDDT>= | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified date | In conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  |  | In non-conductive status | 7.300 | 14.000 | 6.500 | 10.700 |
|  |  | Comparison <br> of current <br> date | In conductive status | 6.100 | 12.700 | 5.300 | 9.300 |
|  |  |  | In non-conductive status | 6.100 | 12.700 | 5.300 | 9.300 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | ORDT>= | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified date | In conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.400 | 14.400 | 6.700 | 10.800 |
|  |  | Comparison of current date | In conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  |  |  | In non-conductive status | 6.000 | 12.800 | 5.400 | 9.600 |
|  | LDTM= | Comparison of specified clock | In conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  | ANDTM= | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified clock | In conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  | ORTM= | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison <br> of specified <br> clock | In conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  | LDTM<> | Comparison of specified clock | In conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  | ANDTM<> | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | Comparison <br> of current <br> clock | In conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  | ORTM<> | When not executed |  | 0.160 |  | 0.038 |  |
|  |  | Comparison of specified clock | In conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  | LDTM> | Comparison of specified clock | In conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | Comparison of current ciock | In conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 6.200 | 12.700 | 5.400 | 9.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | ANDTM> | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  | ORTM> | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  | LDTM<= | Comparison of specified clock | In conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  | ANDTM<= | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  | ORTM<= | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  | LDTM< | Comparison of specified clock | In conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  | ANDTM< | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | Comparisonof currentclock | In conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  | ORTM< | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | $\begin{gathered} \text { Comparison } \\ \text { of specified } \\ \text { clock } \end{gathered}$ | In conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 6.000 | 12.700 | 5.300 | 9.500 |


| Category | Instruction | Condition (Device) |  | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | LDTM>= | Comparison of specified clock | In conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  |  | In non-conductive status | 7.600 | 14.000 | 6.700 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  |  |  | In non-conductive status | 6.200 | 12.700 | 5.400 | 9.500 |
|  | ANDTM>= | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  |  | In non-conductive status | 7.200 | 13.900 | 6.300 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  |  |  | In non-conductive status | 5.900 | 12.500 | 5.100 | 9.500 |
|  | ORTM>= | When not executed |  |  | 0.160 |  | 0.038 |
|  |  | Comparison of specified clock | In conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  |  | In non-conductive status | 7.300 | 14.100 | 6.600 | 10.800 |
|  |  | Comparison of current clock | In conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  |  |  | In non-conductive status | 6.000 | 12.700 | 5.300 | 9.500 |
|  | SCL (51) (32) (D) | $\begin{gathered} \text { SM750 } \\ =\text { ON } \end{gathered}$ | Point No. 1 < (51) < Point No. 2 | 12.500 | 29.200 | 11.900 | 23.000 |
|  |  |  | Point No. 9 < (51) < <br> Point No. 10 | 13.200 | 29.100 | 12.100 | 23.000 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 < (S1) < Point No. 2 | 12.100 | 28.900 | 10.900 | 22.200 |
|  |  |  | Point No. 9 < (51) < Point No. 10 | 13.900 | 30.900 | 12.700 | 23.900 |
|  | DSCL (51) (52) (D) | $\begin{gathered} \text { SM750 } \\ =\text { ON } \end{gathered}$ | Point No. 1 < (51) < Point No. 2 | 12.500 | 29.200 | 11.900 | 23.000 |
|  |  |  | Point No. 9 < (51) < <br> Point No. 10 | 13.200 | 29.100 | 12.100 | 23.000 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 < (S1) < Point No. 2 | 12.100 | 28.900 | 10.900 | 22.200 |
|  |  |  | $\begin{gathered} \text { Point No. } 9<\text { S1 }< \\ \text { Point No. } 10 \end{gathered}$ | 13.900 | 30.900 | 12.700 | 23.900 |
|  | SCL2 (51) (52) (D) | $\begin{gathered} \text { SM750 } \\ =\text { ON } \end{gathered}$ | Point No. 1 < (51) < Point No. 2 | 13.400 | 29.700 | 11.800 | 23.300 |
|  |  |  | Point No. 9 < (51) < Point No. 10 | 12.900 | 29.500 | 12.100 | 23.300 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 < (S1) < Point No. 2 | 12.200 | 29.100 | 11.000 | 22.600 |
|  |  |  | Point No. 9 < (S1) < Point No. 10 | 13.900 | 30.700 | 12.600 | 23.900 |
|  | DSCL2 (51) (32) (D) | $\begin{gathered} \text { SM750 } \\ =\text { ON } \end{gathered}$ | Point No. 1 < (S1) < Point No. 2 | 13.400 | 29.700 | 11.800 | 23.300 |
|  |  |  | $\begin{gathered} \text { Point No. } 9<\text { S1 }< \\ \text { Point No. } 10 \end{gathered}$ | 12.900 | 29.500 | 12.100 | 23.300 |
|  |  | $\begin{aligned} & \text { SM750 } \\ & =\text { OFF } \end{aligned}$ | Point No. 1 < S1) < Point No. 2 | 12.200 | 29.100 | 11.000 | 22.600 |
|  |  |  | Point No. 9 < (51) < <br> Point No. 10 | 13.900 | 30.700 | 12.600 | 23.900 |


| Category | Instruction | Condition (Device) | Processing Time ( $\mu \mathrm{s}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | L02CPU, L02CPU-P |  | L26CPU-BT, L26CPU-PBT |  |
|  |  |  | Min. | Max. | Min. | Max. |
| Application instruction | RSET | Standard RAM | 3.500 | 11.100 | 2.700 | 5.900 |
|  | DATE - | No digit increase | 9.000 | 17.900 | 4.600 | 7.000 |
|  |  | Digit increase | 10.000 | 19.200 | 4.600 | 6.500 |
|  | SECOND | - | 4.600 | 9.800 | 2.200 | 3.400 |
|  | HOUR | - | 4.600 | 10.300 | 2.400 | 4.300 |
|  | QCDSET | SD memory card to standard ROM | 690.800 | 736.470 | 1146.900 | 1179.500 |
|  |  | Standard ROM to SD memory card | 6981.400 | 7232.070 | 5613.900 | 5653.500 |
|  | DATERD | - | 4.600 | 11.200 | 2.500 | 4.200 |
|  | DATEWR | - | 6.500 | 19.300 | 4.100 | 8.900 |
|  | DATE + | No digit increase | 10.000 | 19.400 | 4.700 | 6.600 |
|  |  | Digit increase | 9.900 | 19.700 | 4.600 | 6.500 |
|  | S.DATERD | - | 7.800 | 22.500 | 4.800 | 7.100 |
|  | S.DATE + | No digit increase | 15.100 | 34.100 | 7.400 | 10.000 |
|  |  | Digit increase | 15.000 | 34.100 | 7.400 | 10.000 |
|  | S.DATE - | No digit increase | 13.700 | 33.600 | 7.400 | 10.300 |
|  |  | Digit increase | 13.700 | 33.600 | 7.500 | 10.200 |
|  | PSTOP | - | 67.600 | 104.100 | 56.600 | 79.800 |
|  | POFF | - | 66.800 | 103.600 | 57.200 | 79.800 |
|  | PSCAN | - | 67.900 | 104.800 | 60.100 | 79.900 |
|  | WDT | - | 1.600 | 4.800 | 1.100 | 2.400 |
|  | DUTY | - | 4.900 | 10.100 | 4.800 | 9.600 |
|  | TIMCHK | - | 4.100 | 9.100 | 3.500 | 4.700 |
|  | ZRRDB | File register of standard RAM | 2.900 | 3.300 | 1.800 | 2.100 |
|  | ZRWRB | File register of standard RAM | 3.600 | 3.800 | 2.400 | 2.700 |
|  | ADRSET | - | 2.200 | 4.800 | 2.100 | 2.600 |
|  | ZPUSH | - | 8.000 | 12.000 | 5.800 | 7.500 |
|  | ZPOP | - | 8.200 | 10.900 | 5.800 | 6.400 |
|  | S.ZCOM | When mounting CC-Link module (Master station side) | 23.700 | 48.500 | 19.300 | 26.000 |
|  |  | When mounting CC-Link module (Local station side) | 23.700 | 48.500 | 19.100 | 26.200 |
|  |  | When mounting CC-Link IE Field Network module (Master station side) | 31.500 | 72.000 | 31.000 | 58.000 |
|  |  | When mounting CC-Link IE Field Network module (Local station side) | 31.500 | 72.000 | 31.000 | 58.000 |
|  | S.RTREAD | - | 8.500 | 27.000 | 7.400 | 19.000 |
|  | S.RTWRITE | - | 9.000 | 28.000 | 8.300 | 19.800 |
|  | UNIRD n1 (D) n 2 | $\mathrm{n} 2=1$ | 5.000 | 14.100 | 3.700 | 8.000 |
|  |  | $\mathrm{n} 2=16$ | 13.600 | 22.600 | 12.200 | 16.600 |
|  | TYPERD | - | 32.100 | 67.600 | 29.500 | 52.500 |
|  | TRACE | Start | 58.100 | 58.100 | 43.800 | 44.700 |
|  | TRACER | - | 6.100 | 6.100 | 4.500 | 4.500 |
|  | UMSG | Number of displayed characters = 1 | 7.300 | 17.000 | 7.000 | 13.500 |
|  |  | Number of displayed characters $=32$ | 16.500 | 26.300 | 14.300 | 21.300 |
|  | SP.FWRITE | - | 81.000 | 81.800 | 63.500 | 64.100 |
|  | SP.FREAD | - | 81.100 | 81.700 | 61.600 | 62.500 |
|  | SP.DEVST | - | 50.100 | 50.100 | 39.400 | 39.400 |
|  | S.DEVLD | - | 12.000 | 27.600 | 10.000 | 17.000 |

## Remark

For the instructions for which a rise execution instruction $(\square P)$ is not specified, the processing time is the same as an ON execution instruction.

Example WORDP instruction and TOP instruction
(2) Table of the time to be added when file register, extended data register, extended link register, module access device, and link direct device are used
(a) When using L02CPU, L26CPU-BT, L02CPU-P, L26CPU-PBT

| Device name |  | Data | Device <br> Specification Location | Processing Time ( $\mu \mathrm{s}$ ) |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { L02CPU, } \\ & \text { L02CPU-P } \end{aligned}$ |  | L26CPU-BT, L26CPU-PBT |
| File register (R) | When standard RAM is used |  | Bit | Source | 0.100 | 0.048 |
|  |  | Destination |  | 0.220 | 0.038 |
|  |  | Word | Source | 0.100 | 0.048 |
|  |  |  | Destination | 0.100 | 0.038 |
|  |  | Double word | Source | 0.200 | 0.095 |
|  |  |  | Destination | 0.200 | 0.086 |
| File register (ZR), <br> Extended data register (D), <br> Extended link register (W) | When standard RAM is used | Bit | Source | 0.140 | 0.057 |
|  |  |  | Destination | 0.280 | 0.048 |
|  |  | Word | Source | 0.140 | 0.057 |
|  |  |  | Destination | 0.140 | 0.048 |
|  |  | Double word | Source | 0.240 | 0.105 |
|  |  |  | Destination | 0.240 | 0.095 |
| Module access device (Un\G $\square$ ) |  | Bit | Source | 11.700 | 11.200 |
|  |  | Destination | 15.400 | 15.300 |
|  |  | Word | Source | 9.460 | 9.410 |
|  |  | Destination | 19.000 | 19.000 |
|  |  | Double word | Source | 11.000 | 10.900 |
|  |  | Destination | 18.800 | 18.700 |
| Link direct device (Jn\ $\square$ ) |  |  | Bit | Source | 41.600 | 37.900 |
|  |  | Destination |  | 63.200 | 58.100 |
|  |  | Word | Source | 40.700 | 37.500 |
|  |  | Destination | 31.700 | 30.800 |
|  |  | Double word | Source | 49.400 | 43.400 |
|  |  | Destination | 39.600 | 37.300 |

## Appendix 2 cpu PERFORMANCE COMPARISON

## Appendix 2.1 <br> Comparison of Q, LCPU with AnNCPU, AnACPU, and AnUCPU

Appendix 2.1.1 Usable devices

| Device name |  | QCPU |  |  | LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Number of I/O points ${ }^{* 9}$ |  | Q00J: <br> 256 points <br> Q00: <br> 1024 points <br> Q01: <br> 1024 points | Q00UJ: <br> 256 points Q00U: 1024 points Q01U: 1024 points | Q02  <br> Q02H  <br> Q06H  <br> Q12H  <br> Q25H  <br> Q02PH  <br> Q06PH  <br> Q12PH  <br> Q25PH  <br> Q12PRH 4096 <br> Q25PRH points <br> Q03UD(E)  <br> Q04UD(E)H  <br> Q06UD(E)H  <br> Q10UD(E)H  <br> Q13UD(E)H  <br> Q20UD(E)H  <br> Q26UD(E)H  <br> Q50UDEH  <br> Q100UDEH  <br> Q02U : 2048 points  | L02CPU, <br> L02CPU-P: <br> 1024 points <br> L26CPU-BT, <br> L26CPU-PBT: <br> 4096 points | A2U: <br> 512 points A2U-S1: <br> 1024 points <br> A3U: <br> 2048 points <br> A4U: <br> 4096 points | A2A: 512 points A2A-S1: 1024 points A3A: 2048 points | A1N: 256 points A2N: 512 points A2N-S1: <br> 1024 points A3N: 2048 points |
| Number of I/O device points ${ }^{* 8}$ |  | 2048 points ${ }^{* 1}$ |  | 192 points ${ }^{* 1}$ | 8192 points ${ }^{* 1}$ | 8192 points | Same with I/O devices points of each CPU |  |
| Internal relay |  | 8192 points* ${ }^{*}$ |  |  | 8192 points* ${ }^{* 1}$ | Total 8192 points |  |  |
| Latch relay |  | 2048 points ${ }^{* 1}$ |  | 92 points*1 | 8192 points ${ }^{* 1}$ |  |  | Total 2048 |
| Step <br> relay | Sequence program | - |  |  | - |  |  | - |
|  | SFC | 2048 points* ${ }^{*}$ |  | 8192 points | 8192 points | - |  |  |
| Annunciator |  | 1024 points ${ }^{* 1}$ |  | 48 points*1 | 2048 points ${ }^{* 1}$ | 2048 points | 2048 points | 256 points |
| Edge relay |  | 1024 points ${ }^{* 1}$ |  | 048 points ${ }^{* 1}$ | 2048 points ${ }^{* 1}$ | - |  |  |
| Link relay |  | 2048 points ${ }^{* 1}$ |  | 192 points ${ }^{* 1}$ | 8192 points ${ }^{* 1}$ | 8192 points | 4096 points | 1024 points |
| Link special relay |  | 1024 points |  | 2048 points | 2048 points | 56 points |  |  |
| Timer |  | 512 points ${ }^{* 1}$ |  | 048 points ${ }^{* 1}$ | 2048 points* ${ }^{*}$ | Total 2048 points |  | 2 |
| Retentive timers |  | 0 points ${ }^{* 1}$ |  |  | 0 points ${ }^{* 1}$ |  |  |  |
| Counter |  | 512 points ${ }^{* 1}$ |  | 24 points* ${ }^{*}$ | 1024 points ${ }^{* 1}$ | 1024 points |  | 256 points |
| Data register |  | 11136 points ${ }^{* 1}$ |  | 2288 points $^{* 1}$ |  | 8192 points | 6144 points | 1024 points |
| Link register |  | 2048 points ${ }^{* 1}$ |  | 192 points ${ }^{* 1}$ | 8192 points ${ }^{* 1}$ | 8192 points | 4096 points | 1024 points |
| Link special register |  | 1024 points |  | 2048 points | 2048 points | 56 points |  |  |
| Function input |  | 16 points (FX0 to FXF) ${ }^{*} 7$ |  |  | $\begin{gathered} 16 \text { points } \\ (\text { FX0 to } F X F)^{* 7} \end{gathered}$ | - |  |  |
| Function output |  | 16 points (FYO to FYF)** |  |  | 16 points (FY0 to FYF) ${ }^{*} 7$ | - |  |  |
| Special relay |  | 1000 points |  | 2048 points | 2048 points | 256 points |  |  |
| Function register |  | 5 points (FD0 to FD4) |  |  | 5 points (FD0 to FD4) | - |  |  |
| Special register |  | 1000 points |  | 2048 points | 2048 points | 256 points |  |  |
| Link direct device |  | Designated by $\square \square \square$ |  |  | - | - |  |  |
| Intelligent function module device |  | Designated by U $\square$ \G $\square$ |  |  | Designated by U $\square$ IG $\square$ | - |  |  |


| Device name |  | QCPU |  |  | LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Index register | Z | 10 points <br> (Z0 to Z9) | Other than Universal model QCPU: 16 points (Z0 to Z15) Universal model QCPU: 20 points (Z0 to Z19) |  | 20 points <br> (Z0 to Z19) | 7 poi | Z6) | 1 point (Z) |
|  | $\mathrm{V}^{*} 2$ | - |  |  | - | 7 poi | V6) | 1 point (V) |
| File register |  | $\begin{gathered} 32768 \text { points/ } \\ \text { block }^{* 5} \\ (R 0 \text { to } R 32767) \end{gathered}$ | 32768 points/block (R0 to R32767) ${ }^{* 10}$ |  | $\begin{gathered} 32768 \text { points/ } \\ \text { block } \\ \text { (R0 to } \mathrm{R} 32767 \text { ) } \end{gathered}$ | 8192 points/block(R0 to R8191) |  |  |
| Accumulator*3 |  | - |  |  | - | 2 points |  |  |
| Nesting |  | 15 points |  |  | 15 points | 8 points |  |  |
| Pointer |  | 300 points | 512 points | 4096 points | 4096 points | 256 points |  |  |
| Interrupt pointers |  | 128 points | 128 points | 256 points | 256 points | 32 points |  |  |
| SFC blocks |  | $126{ }^{*}$ | 320 points |  | 320 points | - |  |  |
| SFC transition devices |  | - |  | oints | 512 points | - |  |  |
| Decimal constants |  | K - 2147483648 to K2147483647 |  |  |  |  |  |  |
| Hexadecimal constants |  | H0 to HFFFFFFFF |  |  |  |  |  |  |
| Real number constants ${ }^{*} 6$ |  | $E \pm 1.17550-38$ to $E \pm 3.40282+38$ |  |  |  | - |  |  |
| Character string |  | "QnACPU", "ABCD"*4 |  |  |  | - |  |  |

*1: The number of device points can be changed at the parameters.
*2: $\quad$ CPU uses $V$ as an edge relay.
*3: Instructions that used accumulators with the AnNCPU, AnACPU, and AnUCPU have different formats with the QCPU.
*4: Can only be used by the \$MOV instruction with the Q00JCPU, Q00CPU, and Q01CPU.
*5: The Q00JCPU does not have file registers.
*6: Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and QCPU).
*7: Each 5 points of FX0 to FX4 and FY0 to FY4 can be used on the programs.
*8: The number of points that can be used on the programs
*9: The number of accessible points to actual I/O modules
*10: The Q00UJCPU does not have file registers.

## Appendix 2.1.2 I/O control mode

| I/O control mode |  | QCPU | LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Refresh mode |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc^{* 2}$ |
| Direct I/O method | Partial refresh instructions | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Dedicated instruction ${ }^{* 1}$ | - | - | $\bigcirc$ | $\bigcirc$ | - |
|  | Direct access input | $\bigcirc$ | $\bigcirc$ | - | - | - |
|  | Direct access output | $\bigcirc$ | $\bigcirc$ | - | - | - |
| Direct mode |  | - | - | - | - | ${ }^{* 2}$ |

Symbol in table $\bigcirc$ : Usable, -: Unusable
*1: The DOUT, DSET, and SRST instructions are direct output dedicated instructions.
There are no dedicated instructions for direct input.
*2: Switching between the refresh mode and direct mode is conducted with an AnNCPU DIP switch.

Appendix 2.1.3 Data that can be used by instructions

| Setting Data |  | QCPU | LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit data | Bit device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
|  | Word device | (Bit specification required) | (Bit specification required) | - | - | - |
| Word data | Bit device | (Digit specification required) | (Digit specification required) | (Digit specification required) | (Digit specification required) | (Digit specification required) |
|  | Word device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Double word data | Bit device | (Digitspecification required) | (Digitspecification required) | (Digit specification required) | (Digitspecification required) | (Digitspecification required) |
|  | Word device | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| Real number data |  | $\bigcirc^{* 1}$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | - |
| Character string data |  | ${ }^{* 2}$ | $\bigcirc$ | - | - | - |

Symbols in table $\bigcirc$ : Usable, - : Unusable
*1: Applicable to products with the first 5 digits of the serial number 04122 or higher (Q00JCPU, Q00CPU, and Q01CPU).
*2: Usable with only the MOV instruction for the Q00JCPU, Q00CPU, and Q01CPU.

Appendix 2.1.4 Timer comparison

| Function |  | QCPU/LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Low speed timer | Measurement unit | 100ms (default value) <br> Change of measurement unit at the parameter is enabled. <br> QCPU/LCPU: 1 to 1000 ms (1ms unit) | Fixed at 100 ms |  |  |
|  | Designation method |  | $1+$ |  | $\rangle$ |
| High speed timer | Measurement unit | 10 ms (default value) <br> Change of measurement unit at the parameter is enabled. <br> QnUCPU/LCPU: 0.01 to 100 ms ( 0.01 ms unit) QCPU(Other than QnUCPU) <br> $: 0.1$ to 100 ms ( 0.1 ms unit) | Fixed at 10 ms |  |  |
|  | Designation method | High speed timer setting: <br> Conducted by sequence program | High speed timer setting: <br> Conducted at parameters |  |  |
| Retentive timers | Measurement unit | Same measurement unit as low speed timer | Fixed at 100 ms |  |  |
|  | Designation method |  | $1+$ |  |  |
| High speed retentive timer | Measurement unit | Same measurement unit as high speed timer | None |  |  |
|  | Designation method | High speed timer setting: <br> Conducted by sequence program |  |  |  |
| Setting range for set values |  | 1 to 32767 | 1 to 32767 |  |  |
| Processing for set value 0 |  | Momentarily ON | No maximum (does not time out) |  |  |
| Index modification | Contact | Enabled (only Z0 and Z1 are usable) | Enabled |  | Disabled |
|  | Coil | Enabled (only Z0 and Z1 are usable) | Disabled |  | Disabled |
|  | Set value | Enabled (Z0 to Z15 are usable) ${ }^{* 1}$ | Disabled |  | Disabled |
|  | Present value | Enabled (Z0 to Z15 are usable) ${ }^{* 1}$ | Enabled |  | Enabled |
| Update processing for present value |  | When OUT Tn instruction is executed | When END processing is done |  |  |
| Contact ON/OFF processing |  |  |  |  |  |

(1) Cautions on using timers

QCPU, LCPU updates the present value of timers and turns ON/OFF the contacts of them at the execution of OUT T instruction.
Therefore, if "Present value $\geqq$ Set value" when the timer coil is turned ON, the contact of that timer is turned ON.
When creating a program in which the operation of the timer contact triggers the operation of another timer, create the program for the timer that operates later first.
In the following cases, all timers go ON at the same scan if the program is created in the order the timers operate.

- With high speed timers, if the set value is smaller than a scan time.
- With slow timers, if " 1 " is set.


## Example

- For timers T 0 to T 2 , the program is created in the order the timer operates later.

- For timers T0 to T2, the program is created in the order of timer operation.


Appendix 2.1.5 Comparison of counters

| Function |  | QCPU/LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Designation method |  |  |  |  | - |
| Index modification | Contact | - Enabled (only Z0 and Z1 are usable) | - Enabled |  | - Disabled |
|  | Coil | - Enabled (only Z0 and Z1 are usable) | - Disabled |  | - Disabled |
|  | Set value | - Disabled | - Disabled |  | - Disabled |
|  | Present value | - Enabled (Z0 to Z15 are usable) ${ }^{* 1}$ | - Enabled |  | - Enabled |
| Update processing for present value |  | - When OUT Cn instruction is executed | - When END processing is done |  |  |
| Contact ON/OFF processing |  |  |  |  |  |

*1: The Q00J/Q00/Q01CPU can use Z0 to Z9.
The Universal model QCPU/LCPU can use Z0 to Z19.

## Appendix 2.1.6 Comparison of display instructions

| Instruction | QCPU/LCPU | AnUCPU | AnACPU | AnNCPU |
| :---: | :---: | :---: | :---: | :---: |
| PR*1 | - When SM701 is OFF: Output continued until $00_{\mathrm{H}}$ encountered <br> - When SM701 is ON: 16 characters output | - When M9049 is OFF: Output continued until $00_{\mathrm{H}}$ encountered <br> - When M9049 is ON: 16 characters output |  |  |
| PRC*1 | - When SM701 is OFF: 32-character comment output <br> - When SM701 is ON: Upper 16 characters output | 16-character comment output |  |  |

## Appendix 2．1．7 Instructions whose designation format has been changed （Except dedicated instructions for AnACPU and AnUCPU）

Because the QCPU，LCPU does not have accumulators（A0，A1），the format of AnUCPU，AnACPU and AnNCPU instructions that used accumulators has been changed．

＊1：Unusable for the Q00J／Q00／Q01CPU／Universal model QCPU／LCPU．

## Appendix 2.1.8 AnACPU and AnUCPU dedicated instructions

(1) Method of expression of dedicated instructions

Dedicated instructions based on the LEDA, LEDB, LEDC, SUB, and LEDR instructions, that are used with the AnACPU or AnUCPU have been changed for the same format as the basic instructions and the application instructions for the QCPU, LCPU.

The instructions that cannot be converted due to the absence of the corresponding instructions in the QCPU, LCPU are converted into OUT SM1255/OUT SM999 (for the Q00J/Q00/Q01CPU).
The instructions that have been converted into OUT SM1255/OUT SM999 should be replaced by other instructions or deleted.

| QCPU | AnUCPU/AnACPU |
| :---: | :---: |
|  | : S, D, and n indicate data used by instructions. |

(2) Dedicated instructions whose names have been changed

Dedicated instructions for the AnUCPU or AnACPU which have the same instruction name as is used for basic instructions and application instructions have undergone name changes in the QCPU, LCPU.

| Function | QCPU/LCPU | AnUCPU/AnACPU |
| :--- | :---: | :---: |
| Floating point addition | $\mathrm{E}+$ | ADD |
| Floating point subtraction | $\mathrm{E}-$ | SUB |
| Floating point multiplication | $\mathrm{E}^{*}$ | MUL |
| Floating point division | $\mathrm{E} /$ | DIV |
| Data dissociation | NDIS | DIS |
| Data association | NUNI | UNI |
| Updating check patterns | CHKCIR*1 $^{*}$, CHKEND*1 $^{2}$ | CHK, CHKEND |

*1: Not available on Q00J/Q00/Q01CPU/Universal model QCPU/LCPU.

## Appendix 3 APPLICATION PROGRAM EXAMPLES

## Appendix 3.1 <br> Concept of Programs which Perform Operations of a nth power of $X$, a nth root $X$

(1) Concept of programs which perform operations of $X^{n}$
$X^{n}$ can be operated using e ${ }^{(n \operatorname{logeX})}$.
For example, the operation of $10^{1.2}$ is $\mathrm{e}^{(1.2 \times \operatorname{loge} 10)}$, which is represented in the form of a sequence program as shown below.

(2) Concept of program which performs operation of $\sqrt[n]{X}$
$\sqrt[n]{X}$ can be operated using $e^{\left(\frac{1}{n} \log e x\right)}$.
For example, the operation of $\sqrt[3]{10}$ is $\mathrm{e}^{\left(\frac{1}{3} \times \log \mathrm{e} 10\right)}$, which is represented in the form of a sequence program as shown below.


Converts 10 into a real number format data and stores the result in D0 and D1.
Executes Loge10 operation and stores the result in D2 and D3.
Converts 12 into a real number format data and stores the result into D4 and D5.
Divides D4 and D5 (12) by D0 and D1 (10), and stores the result $(1,2)$ in D6 and D7 $(1,2)$.
Multiplies D2 and D3 (Loge10) by D6 and
D7 $(1,2)$ and stores the result in D8 and D9.
Executes Loge(D8, D9) operation and stores the result in D10 and D11.

## 0 to 9

16-bit BIN data decrement . . . . . . . . . . . . . . . . . . . . . 228
16-bit BIN data increment . . . . . . . . . . . . . . . . . . . . . . 228
16-bit data check. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
16-bit data exchanges. . . . . . . . . . . . . . . . . . . . . . . . . 270
16-bit data exclusive NOR operations. . . . . . . . . . . . 324
16-bit data negation transfer . . . . . . . . . . . . . . . . . . . . . 261
16-bit data search . . . . . . . . . . . . . . . . . . . . . . . . . . . 354
16-bit data transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 256
16-bit exclusive OR operations . . . . . . . . . . . . . . . . . . 318
1-bit shift to left of $n$-bit data . . . . . . . . . . . . . . . . . . . . 341
1-bit shift to right of $n$-bit data . . . . . . . . . . . . . . . . . . . 341
1-word shift to left of n-word data . . . . . . . . . . . . . . . . 345
1-word shift to right of n-word data . . . . . . . . . . . . . . . 345
32-bit BIN data decrement . . . . . . . . . . . . . . . . . . . . . 229
32-bit BIN data increment . . . . . . . . . . . . . . . . . . . . . . . 229
32-bit data check. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 356
32-bit data exchanges. . . . . . . . . . . . . . . . . . . . . . . . . 270
32-bit data exclusive NOR operations. . . . . . . . . . . . . 324
32-bit data negation transfer . . . . . . . . . . . . . . . . . . . . 261
32-bit data search . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 354
32-bit data transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 256
32-bit exclusive OR operations . . . . . . . . . . . . . . . . . . . 318
4-bit dissociation of 16-bit data . . . . . . . . . . . . . . . . . . 362
4-bit linking of 16-bit data . . . . . . . . . . . . . . . . . . . . . . 363
7-segment decode . . . . . . . . . . . . . . . . . . . . . . . . . . 360
A
Addition and subtraction of floating-point data
(Double precision). . . . . . . . . . . . . . . . . . . . . . 212
Addition and subtraction of floating-point data (Single precision) .208

## AnACPU and AnUCPU dedicated instructions <br> 832

Annunciator output ..... 146
Arc cosine operation on floating-point data (Double precision) ..... 514
Arc cosine operation on floating-point data (Single precision) ..... 513
Arc sine operation on floating-point data (Double precision) ..... 511
Arc sine operation on floating-point data (Single precision) ..... 509
Arc tangent operation on floating-point data (Double precision) ..... 518
Arc tangent operation on floating-point data (Single precision) ..... 516
Arithmetic Operation Instructions ..... 188
Association Instructions ..... 131

## B

Basic model QCPU ..... 23
Batch recovery of index register ..... 616
Batch reset of bit devices ..... 352
Batch save of index register ..... 616
BCD 4-digit addition and subtraction operations. ..... 198
BCD 4-digit multiplication and division operations ..... 204
BCD 4-digit square roots ..... 540
BCD 8-digit addition and subtraction operations. ..... 201
BCD 8-digit multiplication and division operations ..... 206
BCD 8-digit square roots ..... 540
BCD type arc cosine operation ..... 549
BCD type arc sine operations ..... 547
BCD type arc tangent operations. ..... 551
BCD type COS operations ..... 544
BCD type SIN operation. ..... 542
BCD type TAN operation ..... 546
BIN 16 bit-data sort operations ..... 375
BIN 16-bit addition and subtraction operations ..... 188
BIN 16-bit block data comparisons ..... 182
BIN 16-bit data block addition and subtraction operations ..... 220
BIN 16-bit data comparisons ..... 172
BIN 16-bit dead band controls ..... 555
BIN 16-bit multiplication and division operations ..... 194
BIN 32 bit-data sort operations ..... 375
BIN 32-bit addition and subtraction operations ..... 191
BIN 32-bit block data comparisons ..... 184
BIN 32-bit data block addition and subtraction operations ..... 222
BIN 32-bit data comparisons ..... 173
BIN 32-bit dead band controls ..... 555
BIN 32-bit multiplication and division operations ..... 196
Bit device output inversion ..... 154
Bit device shift ..... 157
Bit processing instructions ..... 349
Bit reset for word devices. ..... 349
Bit set for word devices ..... 349
Bit tests ..... 350
Block 16-bit data exchanges ..... 271
Block 16-bit data transfer ..... 263
Block exclusive NOR operations ..... 328
Block exclusive OR operations ..... 322
Block logical products ..... 310
Block logical sum operations ..... 316
Block switching method ..... 120
Buffer memory access instruction ..... 426

## C

Calculation of averages for 16-bit data ..... 381
Calculation of averages for 32-bit data ..... 381
Calculation of totals for 16-bit data. ..... 378
Calculation of totals for 32-bit data ..... 379
CC-Link ..... 23
Changing check format of CHK ..... 444
Character string data comparisons ..... 179
Character string length detection ..... 463
Character string processing instructions ..... 447
Character string search ..... 491
Character string transfer ..... 259
Clock data addition operation. ..... 575
Clock data subtraction operation ..... 577
Clock instructions. ..... 572
Common logarithm operation on floating-point data (Double precision) ..... 538
Common logarithm operation on floating-point data (Single precision) ..... 537
Comparison Operation Instructions ..... 172
Complement of 2 of BIN 16-bit data
(sign inversion) ..... 246
Complement of 2 of BIN 32-bit data (sign inversion) ..... 246
Conditions for Execution of Instructions ..... 109
Configuration of Instructions ..... 82
Contact Instructions ..... 124
Conversion from ASCII to hexadecimal BIN ..... 483
Conversion from BCD 4-digit data to BIN data ..... 233
Conversion from BCD 4-digit data to decimal ASCII data ..... 452
Conversion from BCD 8-digit data to BIN data ..... 233
Conversion from BCD 8-digit data to decimal ASCII data ..... 452
Conversion from BIN 16-bit data to character string ..... 465
Conversion from BIN 16-bit data to decimal ASCII ..... 447
Conversion from BIN 16-bit data to
floating-point data (Double precision) ..... 237
Conversion from BIN 16-bit data to floating-point data (Single precision) ..... 235
Conversion from BIN 16-bit data to Gray code ..... 244
Conversion from BIN 16-bit data to hexadecimal ASCII ..... 449
Conversion from BIN 16-bit to BIN 32-bit data ..... 242
Conversion from BIN 32-bit data to character string ..... 465
Conversion from BIN 32-bit data to decimal ASCII ..... 447
Conversion from BIN 32-bit data to floating-point data (Double precision) ..... 237
Conversion from BIN 32-bit data to floating-point data (Single precision) ..... 235
Conversion from BIN 32-bit data to Gray code ..... 244
Conversion from BIN 32-bit data to hexadecimal ASCII ..... 449
Conversion from BIN 32-bit to BIN 16-bit data ..... 243
Conversion from BIN data to BCD 4-digit data ..... 231
Conversion from BIN data to BCD 8-digit data ..... 231
Conversion from block BCD 4-digit data to block BIN 16-bit data ..... 251
Conversion from block BIN 16-bit data to
BCD 4-digit data ..... 250
Conversion from character string to BIN 16-bit data. ..... 469
Conversion from character string to BIN 32-bit data. ..... 469
Conversion from character string to floating-point data ..... 477
Conversion from decimal ASCII to BCD 4-digit data ..... 459
Conversion from decimal ASCII to BCD 8-digit data ..... 459
Conversion from decimal ASCII to BIN 16-bit data. ..... 455
Conversion from decimal ASCII to BIN 32-bit data ..... 455
Conversion from Double precision toSingle precision254
Conversion from floating-point angle to radian (Double precision) ..... 521
Conversion from floating-point angle to radian (Single precision) ..... 519
Conversion from floating-point data toBIN 16-bit data (Double precision) .240
Conversion from floating-point data to BIN 16-bit data (Single precision) ..... 238
Conversion from floating-point data to
BIN 32-bit data (Double precision) ..... 240
Conversion from floating-point data to BIN 32-bit data (Single precision) ..... 238
Conversion from floating-point data to character string data ..... 472
Conversion from floating-point radian to angle (Double precision) ..... 523
Conversion from floating-point radian to angle (Single precision) ..... 522
Conversion from Gray code to BIN 16-bit data ..... 245
Conversion from Gray code to BIN 32-bit data ..... 245
Conversion from hexadecimal ASCII to BIN 16-bit data ..... 457
Conversion from hexadecimal ASCII to
BIN 32-bit data ..... 457
Conversion from hexadecimal BIN to ASCII. ..... 481
Conversion from Single precision to Double precision. ..... 253
COS operation on floating-point data (Double precision) ..... 504
COS operation on floating-point data (Single precision) ..... 503
Counter. ..... 144
Counter 1-phase input up or down ..... 287
Counter 2-phase input up or down ..... 289
Counting Step Number ..... 110
CPU module ..... 23
CPU performance comparison counters. ..... 830
Data that can be used by instructions ..... 828
display instructions ..... 830
I/O control mode ..... 827
Timer ..... 829
Usable devices ..... 826
D
Data Control Instructions ..... 553
Data conversion instructions. ..... 231
Data dissociation in byte units ..... 368
Data linking in byte units ..... 368
Data processing instructions. ..... 354
Data Table Operation Instructions ..... 418
Data Transfer Instructions ..... 256
Date comparison. ..... 581
Debugging and failure diagnosis instructions ..... 440
Decoding from 8 to 256 bits ..... 358
Deletion of character string ..... 494
Deletion of data from data tables ..... 423
Designating Data ..... 83
Designation of modification values in index modification of entire ladders ..... 416
Destination (D) ..... 82
Device range check ..... 104
Direct 1-byte read from file register ..... 608
Display instructions ..... 432
Dissociation of random data ..... 365
Encoding from 256 to 8 bits ..... 359
Error display and annunciator reset ..... 437
Ethernet ..... 23
Expansion clock data addition operation ..... 591
Expansion clock data subtraction operation ..... 594
Expansion Clock Instructions ..... 589
Exponent operation on floating-point data (Double precision) ..... 532
Exponent operation on floating-point data (Single precision) ..... 530
Exponentiation operation on floating-point data (Double precision) ..... 526
Exponentiation operation on floating-point data(Single precision)525
Extracting character string data from the left ..... 485
Extracting character string data from the right ..... 485
F
File register direct 1-byte write ..... 609
File register switching instructions ..... 566
File setting for comments ..... 569
File setting for file register ..... 567
Fixed cycle pulse output ..... 300
Floating-point data comparisons (Double precision) ..... 177
Floating-point data comparisons
(Single precision) ..... 175
Floating-point data to BCD ..... 496
Floating-point data transfer (Double precision) ..... 258
Floating-point data transfer (Single precision) ..... 257
Floating-point sign inversion (Double precision) ..... 249
Floating-point sign inversion (Single precision) ..... 248
FOR to NEXT instruction loop. ..... 383
Forced end of FOR to NEXT instruction loop ..... 385
From BCD format data to floating-point data ..... 498
G
GX Developer ..... 23
GX Works2 ..... 23
H
High Performance model QCPU ..... 23
High-speed block transfer of file register ..... 658
High-speed retentive timer ..... 141
High-speed timer ..... 141
How to Read Instruction Tables ..... 27
I/O refresh ..... 285
I/O Refresh Instructions ..... 285
Identical 16-bit data block transfer ..... 266
Identical 32-bit data block transfer ..... 268
Index modification of entire ladder ..... 413
Indexing ..... 91
Indexing with 16-bit index registers ..... 91
Indexing with 32-bit ..... 92
Indirect address read operations ..... 611
Indirect Specification. ..... 100
Insertion of character string ..... 492
Insertion of data in data tables ..... 423
Instructions whose designation format has beenchanged831
Intelligent function module device ..... 23
Interrupt disable ..... 278
Interrupt enable ..... 278
Interrupt program mask ..... 278
J
Jump to END ..... 277
L
L series. ..... 23
Ladder block parallel connection ..... 131
Ladder block series connection ..... 131
LCPU ..... 23
Leading edge output ..... 152
Left rotation of 16 -bit data ..... 333
Left rotation of 32 -bit data ..... 337
Linking character strings ..... 225
Linking of random data. ..... 365
List of arithmetic operation instructions ..... 39
List of association instructions ..... 30
List of bit processing instructions ..... 56
List of buffer memory access instructions ..... 62
List of character string processing instructions ..... 63
List of clock instructions ..... 72
List of comparison operation instructions ..... 33
List of contact instructions ..... 29
List of data control instructions. ..... 70
List of data conversion instructions ..... 44
List of data processing instructions ..... 56
List of data transfer instructions ..... 47
List of debugging and failure diagnosis instructions. ..... 63
List of display instructions ..... 62
List of expansion clock instructions ..... 75
List of I/O refresh instructions ..... 49
List of instructions for Multiple CPUhigh-speed transmission dedicated81
List of instructions for Network refresh ..... 79
List of instructions for reading fromthe CPU shared memory of another CPU80
List of instructions for reading/writing routing information ..... 79
List of instructions for Redundant system (For Redundant CPU) ..... 81
List of instructions for writing to
the CPU shared memory of host CPU ..... 80
List of logical operation instructions ..... 51
List of master control instructions. ..... 32
List of other convenient instructions. ..... 50
List of other instructions ..... 32,76
List of output instructions ..... 31
List of program branch instructions ..... 49
List of program control instructions ..... 76
List of program execution control instructions ..... 49
List of rotation instructions ..... 53
List of shift instructions. .....  31,54
List of special function instructions. ..... 67
List of structure creation instructions ..... 59
List of switching instructions. ..... 72
List of table operation instructions ..... 61
List of termination instructions ..... 32
Loading and unloading ..... 656
Loading program from memory card ..... 652
Logical products with 16－bit data ..... 306
Logical products with 32－bit data ..... 306
Logical sums of 16 －bit data ..... 312
Logical sums of 32 －bit data ..... 312
Low－speed retentive timer ..... 141
Low－speed timer ..... 141
M
Main routine program end ..... 163
Master Control Instructions ..... 159
Matrix input ..... 302
Maximum value search for 16－bit data ..... 371
Maximum value search for 32 －bit data ..... 371
MELSECNET（III，B） ..... 23
MELSECNET／10 ..... 23
MELSECNET／H ..... 23
Minimum value search for 16 －bit data ..... 373
Minimum value search for 32 －bit data ..... 373
Multiplication and division of floating－point data （Double precision） ..... 218
Multiplication and division of floating－point data （Single precision） ..... 216
N
Natural logarithm operation on floating－point data （Double precision） ..... 535
Natural logarithm operation on floating－point data （Single precision） ..... 534
n－bit shift to left of 16－bit data ..... 339
$n$－bit shift to left of $n$－bit data ..... 343
n －bit shift to right of 16－bit data ..... 339
n －bit shift to right of n －bit data ..... 343
No operations ..... 168
Number of devices and number of transfers（n） ..... 82
Numerical key input using keyboard ..... 612
n－word shift to left of n－word data ..... 346
n－word shift to right of $n$－word data ..... 346
0
Operation Processing Time
Basic Model QCPU ..... 707
High Performance Model QCPU／ Process CPU／Redundant CPU ..... 722
LCPU ..... 802
Universal Model QCPU ..... 746
Operation results conversion ..... 136
Operation results inversion ..... 135
Operation results pop ..... 132
Operation results push ..... 132
Operation results read ..... 132
Operation start ..... 124
Other Convenient Instructions ..... 287
Other instructions ..... 167，605
Out（excluding timers，counters，and annunciators）139
P
Parallel connection ..... 124
Pointer branch ..... 274
Print ASCII code ..... 432
Print comment． ..... 434
Process CPU ..... 23
Program Branch Instructions ..... 274
Program control instructions ..... 597
Program Execution Control Instructions ..... 278
Program execution status check． ..... 603
Program low speed execution registration ..... 601
Program output OFF standby ..... 599
Program scan execution registration ..... 600
Program standby ..... 598
Programing Tool． ..... 23
Pulse conversion of direct output ． ..... 155
Pulse conversion of edge relay operation results ..... 137
Pulse density measurement ..... 298
Pulse NOT operation start ..... 128
Pulse NOT parallel connection ..... 128
Pulse NOT series connection ..... 128
Pulse operation start ..... 126
Pulse parallel connection ..... 126
Pulse series connection ..... 126
Pulse width modulation ..... 301
Q
Q series ..... 23
Q3मB ..... 23
Q3ロDB ..... 24
Q3 ${ }^{\text {Q }}$ B ..... 24
Q3 ..... 24
Q5 ..... 24
Q6ロB ..... 24
Q6ロRB ..... 24
Q6पWRB ..... 24
QA1S5ロB． ..... 24
QA1S6ロB． ..... 24
QnCPU ..... 23
QnHCPU ..... 23
QnPHCPU ..... 23
QnPRHCPU ..... 23
QnU（D）（H）CPU ..... 23
QnUCPU ..... 23
QnUD（H）CPU ..... 23
QnUDE（H）CPU ..... 23
R
Ramp signal ..... 296
Random number generation ..... 539
Random replacement in character strings ..... 487
Random selection from character strings ..... 487
Reading 1 －word data from the intelligent function module ..... 426
Reading 2－word data from the intelligent function module ..... 426
Reading clock data ..... 572
Reading data from designated file ..... 638
Reading data from standard ROM ..... 651
Reading device comment data ..... 461
Reading Devices from Another CPU ..... 699
Reading expansion clock data ..... 589
Reading from other CPU shared memory ..... 681
Reading module information ..... 618
Reading module model name ..... 622
Reading newest data from data tables ..... 421
Reading oldest data from tables ..... 419
Reading routing information ..... 669
Reading/Writing Routing Information ..... 669
Recovery from interrupt programs ..... 284
Redundant CPU ..... 23
Refresh ..... 407
Refresh for the designated module ..... 665
Registering routing information ..... 670
Resetting annunciators ..... 150
Resetting devices (excluding annunciators) ..... 148
Resetting the master control ..... 159
Return from subroutine programs ..... 390
Right rotation of 16-bit data ..... 330
Right rotation of 32-bit data ..... 335
Rotary table shortest direction control. ..... 294
Rotation instruction ..... 330
Scaling (Coordinate data by point) ..... 560
Scaling (Coordinate data by X and Y ). ..... 563
Select refresh ..... 409,412
Sequence program stop ..... 167
Serial number access method ..... 120
Series connection ..... 124
Series updates ..... 539
Setting annunciators ..... 150
Setting devices (excluding annunciators) ..... 147
Setting the master control ..... 159
Shift instruction ..... 339
Shift Instructions ..... 157
SIN operation on floating-point data (Double precision) ..... 501
SIN operation on floating-point data (Single precision) ..... 500
Source (S) .....  82
Special format failure check ..... 440
Special function instructions ..... 500
Special function timer ..... 292
Square root operation for floating-point data (Double precision) ..... 529
Square root operation for floating-point data (Single precision) ..... 527
standard device registers (Z) ..... 103
Structure creation instructions ..... 383
Subroutine calls between program files ..... 395
Subroutine output OFF calls between program files ..... 399
Subroutine program calls ..... 386,404
Subroutine program output OFF calls ..... 391
Subset Processing ..... 102
Switching file register block numbers ..... 566
System Switching ..... 703

## T

TAN operation on floating-point data
(Double precision) ..... 508
TAN operation on floating-point data
(Single precision) ..... 506
Teaching timer ..... 291
Termination Instructions ..... 163
Time check ..... 607
Time comparison ..... 585
Time data conversion (from Hour/Minute/Second toSecond)579
Time data conversion (from Second to Hour/Minute/
Second)580
Timing pulse generation ..... 606
Trace reset ..... 626
Trace set ..... 626
Trailing edge output ..... 152
Types of Instructions ..... 25
U
Universal model QCPU ..... 23
Unloading program from program memory ..... 654
Upper and lower byte exchanges ..... 273
Upper and lower limit controls for BIN 16-bit data ..... 553
Upper and lower limit controls for BIN 32-bit data ..... 553
User Message ..... 662
W
Watchdog timer reset ..... 605
Writing 1 -word data to the intelligent function module ..... 428
Writing 2-word data to the intelligent function module ..... 428
Writing clock data ..... 573
Writing data to designated file ..... 628
Writing data to standard ROM ..... 649
Writing data to the data table ..... 418
Writing Devices to Another CPU ..... 696
Writing to host CPU shared memory ..... 673,676

## z

Zone control for BIN 16-bit data ..... 558
Zone control for BIN 32-bit data ..... 558
Symbols
\$+(P) ..... 225
\$ ..... 179
\$<= ..... 179
\$<> ..... 179
\$ ..... 179
\$> ..... 179
\$>= ..... 179
\$MOV(P) ..... 259
-(P) ..... 188
*(P) ..... 194
+(P) ..... 188
/(P) ..... 194
<. ..... 172
< ..... 172
<> ..... 172
$=$. ..... 172
$>$. ..... 172
>=. ..... 172
A
ACOS(P) ..... 513
ACOSD(P) ..... 514
ADRSET(P) ..... 611
ANB ..... 131
AND ..... 124
ANDF ..... 126
ANDFI ..... 128
ANDP ..... 126
ANDPI ..... 128
ANI ..... 124
ASC(P) ..... 481
ASIN(P) ..... 509
ASIND(P) ..... 511
ATAN(P) ..... 516
ATAND(P) ..... 518
B
B-(P) ..... 198
$B^{*}(P)$ ..... 204
B+(P) ..... 198
$B /(P)$ ..... 204
BACOS(P) ..... 549
BAND (P) ..... 555
BASIN(P) ..... 547
BATAN(P) ..... 551
BCD(P) ..... 231
BCDDA(P) ..... 452
BCOS(P) ..... 544
BDSQR(P) ..... 540
BIN(P) ..... 233
BINDA(P) ..... 447
BINHA(P). ..... 449
BK-(P) ..... 220
BK+(P). ..... 220
BKAND(P) ..... 310
BKBCD (P) ..... 250
BKBIN(P). ..... 251
BKCMP■ ..... 182
BKCMP $\square \mathrm{P}$ ..... 182
BKOR(P) ..... 316
BKRST(P) ..... 352
BKXNR(P) ..... 328
BKXOR(P) ..... 322
BMOV(P) ..... 263
BREAK(P) ..... 385
BRST(P) ..... 349
BSET(P) ..... 349
BSFL(P) ..... 341
BSFR(P) ..... 341
BSIN(P) ..... 542
BSQR(P) ..... 540
BTAN(P) ..... 546
BTOW(P). ..... 368
$\mathrm{BXCH}(\mathrm{P})$ ..... 271
C
CALL(P) ..... 386
CCOM ..... 412
CHK ..... 440
CHKCIR ..... 444
CHKEND ..... 444
CHKST ..... 440
CJ. ..... 274
CML(P) ..... 261
COM ..... 407,409
COMRD(P) ..... 461
COS(P) ..... 503
COSD(P) ..... 504
D
D-(P) ..... 191
D(P).DDRD ..... 699
D(P).DDWR ..... 696
$D^{*}(P)$. ..... 196
D+(P) ..... 191
D/(P) ..... 196
D< ..... 173
D<= ..... 173
D<> ..... 173
D= ..... 173
D> ..... 173
D>=. ..... 173
DABCD(P) ..... 459
DABIN(P). ..... 455
DAND(P) ..... 306
DATE-(P) ..... 577
DATE+(P) ..... 575
DATERD (P) ..... 572
DATEWR(P) ..... 573
DB-(P) ..... 201
$\mathrm{DB}^{*}(\mathrm{P})$ ..... 206
DB+(P) ..... 201
DB/(P) ..... 206
DBAND(P) ..... 555
DBCD(P) ..... 231
DBCDDA(P) ..... 452
DBIN(P) ..... 233
DBINDA(P) ..... 447
DBINHA(P) ..... 449
DBK-(P) ..... 222
DBK+(P) ..... 222
DBKCMP■ ..... 184
DBKCMP $\square$ P ..... 184
DBL(P) ..... 242
DCML(P) ..... 261
DDABCD(P) ..... 459
DDABIN(P) ..... 455
DDEC(P) ..... 229
DEC(P) ..... 228
DECO(P) ..... 358
DEG(P) ..... 522
DEGD(P) ..... 523
DELTA(P) ..... 155
DFLT(P) ..... 235
DFLTD(P) ..... 237
DFMOV(P) ..... 268
DFRO(P) ..... 426,681
DGBIN(P) ..... 245
DGRY(P) ..... 244
DHABIN(P) ..... 457
DI. ..... 278
DINC(P) ..... 229
DINT(P) ..... 238
DINTD(P) ..... 240
DIS(P) ..... 362
DLIMIT(P) ..... 553
DMAX(P) ..... 371
DMEAN(P) ..... 381
DMIN(P) ..... 373
DMOV(P) ..... 256
DNEG(P) ..... 246
DOR(P) ..... 312
DRCL(P) ..... 337
DRCR(P) ..... 335
DROL(P) ..... 337
DROR(P) ..... 335
DSCL(P) ..... 560
DSCL2(P) ..... 563
DSER(P) ..... 354
DSFL(P) ..... 345
DSFR(P) ..... 345
DSORT ..... 375
DSTR(P) ..... 465
DSUM(P) ..... 356
DT< ..... 581
DT<= ..... 581
DT<> ..... 581
DT= ..... 581
DT> ..... 581
DT>= ..... 581
DTEST(P) ..... 350
DTO(P) ..... 428,676
DUTY ..... 606
DVAL(P) ..... 469
DWSUM(P) ..... 379
DXCH(P). ..... 270
DXNR(P). ..... 324
GBIN(P) ..... 245
GOEND ..... 277
GRY(P) ..... 244
H
HABIN(P) ..... 457
HEX(P) ..... 483
HOUR(P) ..... 580
I
IMASK ..... 278
INC(P) ..... 228
INSTR(P) ..... 491
INT(P) ..... 238
INTD (P) ..... 240
INV ..... 135
IRET ..... 284
IX ..... 413
IXDEV ..... 416
IXEND ..... 413
IXSET ..... 416
J
JMP ..... 274
K
KEY ..... 612
L
LD ..... 124
LDF ..... 126
LDFI ..... 128
LDI ..... 124
LDP ..... 126
LDPI ..... 128
LEDR ..... 437
LEFT(P) ..... 485
LEN(P) ..... 463
LIMIT(P) ..... 553
LOG(P) ..... 534
LOG10(P) ..... 537
LOG10D(P) ..... 538
LOGD(P) ..... 535
M
MAX(P) ..... 371
MC ..... 159
MCR ..... 159
MEAN(P) ..... 381
MEF ..... 136
MEP ..... 136
MIDR(P) ..... 487
MIDW(P) ..... 487
$\operatorname{MIN}(P)$. ..... 373
MOV(P) ..... 256
RFS(P) ..... 285
RIGHT(P) ..... 485
RND(P) ..... 539
ROL(P) ..... 333
ROR(P) ..... 330
ROTC ..... 294
RSET(P) ..... 566
RST ..... 148
RST F ..... 150
S
S(P).DATE- ..... 594
S(P).DATE+ ..... 591
S(P).DATERD ..... 589
S(P).DEVLD ..... 651
S(P).RTREAD ..... 669
S(P).RTWRITE ..... 670
S(P).TO ..... 673
S(P).ZCOM ..... 665
SCJ ..... 274
SCL(P) ..... 560
SCL2(P) ..... 563
SECOND(P) ..... 579
SEG(P) ..... 360
SER(P) ..... 354
SET ..... 147
SET F ..... 150
SFL(P) ..... 339
SFR(P) ..... 339
SFT(P) ..... 157
SFTBL(P) ..... 343
SFTBR(P) ..... 343
SFTWL(P) ..... 346
SFTWR(P) ..... 346
SIN(P) ..... 500
SIND(P) ..... 501
SORT ..... 375
SP.CONTSW ..... 703
SP.DEVST ..... 649
SP.FREAD ..... 638
SP.FWRITE ..... 628
SPD ..... 298
SQR(P) ..... 527
SQRD(P) ..... 529
SRND(P). ..... 539
STMR ..... 292
STOP ..... 167
STR(P) ..... 465
STRDEL(P) ..... 494
STRINS(P) ..... 492
SUM(P) ..... 356
SWAP(P) ..... 273
T
TAN(P) ..... 506
TAND(P) ..... 508
TEST(P) ..... 350
TIMCHK ..... 607
TM< ..... 585
TM<= ..... 585
TM<> ..... 585
TM= ..... 585
TM> ..... 585
TM>= ..... 585
TO(P) ..... 428,676
TRACE ..... 626
TRACER ..... 626
TTMR ..... 291
TYPERD(P) ..... 622
U
UDCNT1 ..... 287
UDCNT2 ..... 289
UMSG ..... 662
UNI(P) ..... 363
UNIRD(P) ..... 618
V
VAL(P) ..... 469
W
WAND(P) ..... 306
WDT(P) ..... 605
WOR(P) ..... 312
WORD(P) ..... 243
WSUM(P) ..... 378
WTOB(P) ..... 368
WXNR(P) ..... 324
WXOR(P) ..... 318
X
XCALL ..... 404
XCH(P) ..... 270
Z
ZONE (P) ..... 558
ZPOP(P) ..... 616
ZPUSH(P) ..... 616
ZRRDB(P) ..... 608
ZRWRB(P) ..... 609

## WARRANTY

Please confirm the following product warranty details before using this product.

## 1. Gratis Warranty Term and Gratis Warranty Range

If any faults or defects (hereinafter "Failure") found to be the responsibility of Mitsubishi occurs during use of the product within the gratis warranty term, the product shall be repaired at no cost via the sales representative or Mitsubishi Service Company.
However, if repairs are required onsite at domestic or overseas location, expenses to send an engineer will be solely at the customer's discretion. Mitsubishi shall not be held responsible for any re-commissioning, maintenance, or testing on-site that involves replacement of the failed module.
[Gratis Warranty Term]
The gratis warranty term of the product shall be for one year after the date of purchase or delivery to a designated place.
Note that after manufacture and shipment from Mitsubishi, the maximum distribution period shall be six (6) months, and the longest gratis warranty term after manufacturing shall be eighteen (18) months. The gratis warranty term of repair parts shall not exceed the gratis warranty term before repairs.
[Gratis Warranty Range]
(1) The range shall be limited to normal use within the usage state, usage methods and usage environment, etc., which follow the conditions and precautions, etc., given in the instruction manual, user's manual and caution labels on the product.
(2) Even within the gratis warranty term, repairs shall be charged for in the following cases.

1. Failure occurring from inappropriate storage or handling, carelessness or negligence by the user. Failure caused by the user's hardware or software design.
2. Failure caused by unapproved modifications, etc., to the product by the user.
3. When the Mitsubishi product is assembled into a user's device, Failure that could have been avoided if functions or structures, judged as necessary in the legal safety measures the user's device is subject to or as necessary by industry standards, had been provided.
4. Failure that could have been avoided if consumable parts (battery, backlight, fuse, etc.) designated in the instruction manual had been correctly serviced or replaced.
5. Failure caused by external irresistible forces such as fires or abnormal voltages, and Failure caused by force majeure such as earthquakes, lightning, wind and water damage.
6. Failure caused by reasons unpredictable by scientific technology standards at time of shipment from Mitsubishi.
7. Any other failure found not to be the responsibility of Mitsubishi or that admitted not to be so by the user.

## 2. Onerous repair term after discontinuation of production

(1) Mitsubishi shall accept onerous product repairs for seven (7) years after production of the product is discontinued.
Discontinuation of production shall be notified with Mitsubishi Technical Bulletins, etc.
(2) Product supply (including repair parts) is not available after production is discontinued.

## 3. Overseas service

Overseas, repairs shall be accepted by Mitsubishi's local overseas FA Center. Note that the repair conditions at each FA Center may differ.

## 4. Exclusion of loss in opportunity and secondary loss from warranty liability

Regardless of the gratis warranty term, Mitsubishi shall not be liable for compensation of damages caused by any cause found not to be the responsibility of Mitsubishi, loss in opportunity, lost profits incurred to the user by Failures of Mitsubishi products, special damages and secondary damages whether foreseeable or not, compensation for accidents, and compensation for damages to products other than Mitsubishi products, replacement by the user, maintenance of on-site equipment, start-up test run and other tasks.

## 5. Changes in product specifications

The specifications given in the catalogs, manuals or technical documents are subject to change without prior notice.

Microsoft, Windows, Windows NT are registered trademarks of Microsoft Corporation in the United States and other countries.
Pentium and Celeron are trademarks of Intel Corporation in the United States and other countries.
Ethernet is a trademark of Xerox Co., Ltd. in the United States.
CompactFlash is a trademark of SanDisk Corporation.
VxWorks, Tornado, WindPower, WindSh and WindView are registered trademarks of Wind River Systems, Inc.
Other company names and product names used in this document are trademarks or registered trademarks of respective owners.

## MELSEC-Q/L <br> Programming Manual

Common Instruction

| MODEL | QCPU-P-KY-E |
| :---: | :---: |
| MODEL <br> CODE | 13JW10 |
| SH(NA)-080809ENG-J(1110)KWIX |  |





[^0]:    | MO [EDMOV R100 DO
    Designation of 4 points of word devices D0, D1, D2
    and D3 (64 bits)
    Designation of 4 points of R100, R101, R102 and
    R103 (64 bits)
    $\rightarrow$ Double-precision floating-point data transfer instruction

[^1]:    （51）：Data to be compared or head number of the devices where the data to be compared are stored（BIN 32 bits）
    （52）：Head number of the devices where the comparison data are stored（BIN 32 bits）
    （D）：Head number of the devices where the comparison operation result will be stored（bits）
    n ：Number of comparison data blocks（BIN 16 bits）

[^2]:    (51) : Data to be added to/subtracted from or head number of the devices where the data to be added to/subtracted from is stored (BIN 32 bits)
    (52) : Data for additing/subtracting or head number of the devices where the data for additing/subtracting is stored (BIN 32 bits)
    (D) : Head number of the devices where the addition/subtraction operation result will be stored (BIN 32 bits)

[^3]:    (51) : Head number of the devices where the data to be added and subtracted are stored (BIN 32 bits)
    (52) : Addition and subtraction data or head number of the devices where the addition and subtraction data are stored (BIN 32 bits)
    (D) : Head number of the devices where the addition and subtraction operation result will be stored (BIN 32 bits)
    n : Number of addition and subtraction data blocks (BIN 16 bits)

[^4]:    (Head number of bit device
    Lowest bit of word device

[^5]:    *1: When using a basic model QCPU, index registers with numbers from Z10 onward cannot be used.

[^6]:    (22) 6 (Number of digits in decimal fraction)

[^7]:    *1: Applicable for the Universal model QCPU, LCPU.

[^8]:    *1:The number of blocks used for the multiple CPU high-speed transmission dedicated instruction.
    *2:The number of empty blocks in the multiple CPU high-speed transmission area.
    *3:Setting values from SD796 of SD799.

[^9]:    When the error completion device was turned ON due to unsuccessful system switching, 16 is stored into the "reason(s) for system switching (SD1588)" and the reason No. of the above table into the "reason(s) for system switching failure (SD1589)".

