MITSUBISHI PROGRAMMABLE CONTROLLER MELSEG-K

Instruction Manual Type MELSEC-KOJ1U



83·U/IB(NA) 64479-A

- CONTENTS -

| 1. FEA | TURES . | | 1 |
|------------|----------------|--|---------|
| 2 CON | EIGURAT | TION | 2 |
| 2. 001 | | Configuration | |
| 2.1 | | Configuration | |
| 2.2 | | Block Diagram | |
| | | | |
| 2.4 | | | |
| | 2.4.1 | Equipment configuration | |
| 0.5 | 2.4.2 | | |
| 2.5 | • | rals | |
| 2.6 | Selectio | on of Peripherals | |
| 3 SPEC | | ONS | 3 |
| 3. 31 EC | | Specifications | |
| 3.1 | | nance Specifications | |
| 3.2 3.3 | | ual Specifications | |
| 3.5 | 3.3.1 | Basic unit (KOJ1U**-***) | |
| | 3.3.1 | Type DR I/O specification (DC 24 V input, relay contact output) 16 | |
| | 3.3.2 | Type AR I/O specification (AC 115 V input, relay contact output)17 | |
| | 3.3.3 3.3.4 | Type AS I/O specification (AC 115 V input, relay contact output) | |
| | 3.3.4 3.3.5 | Type AT I/O specification (AC 115 V input, transistor output) | |
| | 3.3.5 | Power capacity calculation | |
| 3.4 | | al Arrangement | |
| 3.4 | 3.4.1 | Terminal arrangement of basic unit | |
| | 3.4.1 | Terminal arrangement of Type E56 extension unit | |
| | 3.4.2 | Terminal arrangement of Type E32 extension unit | |
| 3.5 | | ns and Corrective Actions for Input and Output Circuits | |
| 5.5 | 3.5.1 | Cautions and corrective actions for input and Output Circuits | |
| | 3.5.2 | Cautions and corrective actions for output circuits | |
| | 0.0.2 | | |
| 4. NOM | IENCLAT | URE AND CONFIGURATION | 4 |
| 4.1 | Externa | al View of Basic Unit | |
| 4.2 | Externa | al View of Type 56 Extension Unit | |
| 4.3 | Externa | al View of Type 32 Extension Unit | |
| 4.4 | Externa | al View of K68B Extension Base Unit | |
| | | | - |
| | LANATIC | ON OF PROGRAM | 5 |
| 5.1 | | tion | |
| 5.2 | • | ation of Instruction | • . |
| | 5.2.1 | Load (LD)/Load inverse (LDI)/Out (OUT) | |
| | 5.2.2 | And (AND)/And inverse (ANI) | |
| | 5.2.3 | Or (OR)/Or inverse (ORI) | |
| | 5.2.4 | And block (ANB) | |
| | 5.2.5 | Or block (ORB) | |
| | 5.2.6 | Master control (MC) | |
| | 5.2.7 | Set, reset (SET, RST) | |
| | 5.2.8 | Shift instruction (SFT) | - |
| | 5.2.9 | Conditional jump instruction (CJ) | |

| | | 5.2.10 | Pulse instruction (PLS) |
|---|---------|-----------------|---|
| | | 5.2.11 | No operation instruction (NOP) |
| | | 5.2.12 | Program end |
| | 5.3 | | structions |
| | 0.0 | 5.3.1 | Instructions |
| | | 5.3.2 | BCD convert instruction |
| | | 5.3.3 | BIN convert instruction (BIN) |
| | | 5.3.4 | Data compare instruction ($>$, =, $<$) |
| | | 5.3.5 | Add instruction (+), subtract instruction ($-$) |
| | | 5.3.6 | Move instruction (MOV) |
| | 5.4 | | tion Instruction |
| | 5.4 | 5.4.1 | Application Instruction |
| | | 5.4.1 | Functions and practical use of application instructions |
| | | 5.4.2 5.4.3 | 16-bit data dissociation |
| - | | 5.4.3 5.4.4 | 16-bit data AND operation |
| | | 5.4.4 5.4.5 | 16-bit data OR operation |
| | | 5.4.5 5.4.6 | Batch shift of temporary memory M |
| | | 5.4.0 5.4.7 | |
| | | 5.4.7 5.4.8 | Batch shift of data register D |
| | | 5.4.8 5.4.9 | Batch reset of data register D |
| | | 5.4.9 5.4.10 | Indirect reading of T, C, D (Timer, Counter, Register D) |
| | | 5.4.10 | Data transference from Y to D |
| | | | |
| | | 5.4.12 | 4 ↔ 16 Decode/encode |
| | | 5.4.13 | 16-bit check |
| | | 5.4.14 | Data inversion |
| | | 5.4.15 | Functions and practical use of high-speed processing instructions |
| | | 5.4.16 | Programming error display |
| | | 5.4.17 | Scan time restriction |
| | | 5.4.18 | List of arithmetic operation processing time |
| | | | |
| 1 | 6 PRO | GRAMMI | NG UNIT |
| | 6.1 | | ation of Programming Unit Functions |
| | 6.2 | - | Operations |
| | 6.3 | | lessages and Corrective Actions |
| | 0.5 | | |
| | 7. OPEF | RATING | PROCEDURE |
| | | | |
| | 8. INST | ALLATI | ON AND WIRING |
| • | 8.1 | | tions for Installing Locations |
| | 8.2 | | I Dimensions |
| | 0.0 | 8.2.1 | Mounting dimensions |
| | 8.3 | | lounting Dimensions |
| | 8.4 | | /iring |
| | 8.5 | | against "Thunder" Power Surge when AC Power Supply is used |
| | | | |
| 1 | 9. STRU | JCTURE | OF UNIT |
| | | | |

··· ·

the second secon

No. 1. Jack marked and a second second

6

8

| 9.1 9.2 9.3 9.4 9.5 | Structure of Basic Unit .106 Structure of Type 56 Extension Unit .107 Structure of Type 32 Extension Unit .108 Structure of Extension Power Supply .109 Loading and Unloading of I/O Module Terminal Block .110 |
|---------------------------------|---|
| 10.MAIN | ITENANCE AND INSPECTION |
| 10.1 | Periodic Maintenance |
| 10.2 | Checking Procedure during Abnormal Condition |
| | 10.2.1 In case POWER indicator of basic unit is off |
| | 10.2.2 In case input signal fails to turn on while input device has turned on 113 |
| | 10.2.3 In case external output load fails to turn on |
| | while output signal has turned on |
| | 10.2.4 In case RUN indicator flickers or turns off |
| | when RUN switch of basic unit is moved to RUN position |
| 10.3 | Battery Changing Procedure |

andari andar a

and a second second


ومحمد مرديا والمراجع المرأي الرواب المراجع مناوين المراجع والمراجع والمراجع والمراجع والمراجع والمراجع والمراجع

ار این از میرون میرون میرون در <mark>میک</mark>ار ایرون میرون میرون میرون ایرون ایرون میرون میرون میرون ایرون ایرون ایرون ا

a second a second s

and the second second

ΜΕΜΟ



1. FEATURES

1. FEATURES

1~2

1. FEATURES



1. FEATURES

- High Performance in a Compact Unit In addition to the standard instruction functions, the Model KOJ1U Series of controllers give you addition, subtration, comparison and a variety of other practical functions.
- Full Range of Peripherals For easier planning and maintenance, a full range of peripherals is available.
- High-speed Processing Capability The executing time is equivalent to K2 CPU.
- High Speed Excution and Subroutine Call High speed response and subroutine calls are possible by calling high speed processing programs during main program excution.
- Built-in Timers

The built-in timers offer a choice of settings in units of 0.1 second or 0.01 second for highprecision operations.

• All the Units in the MELSEC K2 Series Can Be Used

High-speed counter unit, A/D and D/A converter units etc.


- * For details about the MELSEC K2 series, refer to our separate catalogs.
- Removable Terminal Block

The terminal block can be removed from the main unit with cables connected.

| 2. | CON | IGURATION |
|----|-----|----------------------------------|
| • | 2.1 | Overall Configuration |
| | 2.2 | System Configuration |
| | 2.3 | Overall Block Diagram |
| | 2.4 | Main Unit Configuration |
| | | 2.4.1 Equipment configuration |
| | | 2.4.2 External view of equipment |
| | 2.5 | Peripherals |
| | 2.6 | Selection of Peripherals |

2. CONFIGURATION


2.1 Overall Configuration



MELSEG-K


2.2 System configuration

Seven types of system configurations are available as shown below.



MELSEG-K

2.3 Overall Block Diagram




MELSEG-K



X2KX8

2.4 Main Unit Configuration

2.4.1 Equipment configuration



Example of type designation

Basic unit KOJ1U-DR


Ext. unit KOJ1U-E56DR

List of Individual Equipment


| Name | Туре | Specifications | Weight (kg) | |
|-------------------------|----------------|--|---------------------|-------|
| Extension adaptor | KOJ1-EX1 | Adaptor for connecting extension unit (E32, E56) (Fitted to basic unit) | 0.1 | |
| | KOJ1-EX2 | Adaptor for connecting extension b (Fitted to basic unit) | 0.1 | |
| Power supply unit | KOJ1U-PW | DC 24 V input, DC 24 V 0.9 A output | (for E56 extension) | 0.5 |
| Extension | KOJ-61CBL | *1 Cable for connecting across KOJ1U | Length 500 (mm) | 0.075 |
| | KOJ-61CBL2 | I Cable for connecting across KOJIO | Length 1000 (mm) | 0.175 |
| | KOJ-62CBL | Cable for connecting with | Length 500 (mm) | 0.075 |
| | KOJ-62CBL2 | K65B/K68B extension base | Length 1000 (mm) | 0.175 |
| Extension base | K65B/K68B | Extension base for K2, maximum of 8 fitted. | 3.3 (K68B) | |
| Fuse | GGC3 | Short-circuit protection fuse for power transistor output 3 A | | |
| | GGL10 | Short-circuit protection fuse for relay o | utput 10 A | |
| | GTH-5 | Short-circuit protection fuse for triac o | | |
| Memory | KORAM 2KORM | 1K step built-in 2K step Equivalent to 2732. For 0 · 2K step. | | |

*1 Extension unit is equipped with KOJ-61CBL.


2.4.2 External view of equipment



KOJ1U basic unit




Type 56 extension unit




MELSEG-K


Type 32 extension unit



K68B



KOJ1-EX1



KOJ1-EX2



KOJ1U-PW



KORAM







2KROM

KOJ-61CBL

KOJ-62CBL





K6BAT



GGC3 GGL10 GTH-5



2.5 Peripherals

| Unit | Description | Type No. | Remarks | Weight (kg) |
|----------------------|---------------------------------|----------|--|-------------|
| GPP | Graphic programming panel | K8GPPE | Programming unit with CRT. Used together with K6GPFE and K63CBL. | 11.8 |
| | GPP interface unit | K6GPFE | Interface used for connection between main unit CPU and K8GPPE. | 0.45 |
| | GPF cable | K63CBL | Cable used for connection between K8GPPE and K6GPFE. | 0.7 |
| PU | Programmint unit | K7PUE | Program I/O unit for main unit CPU. | 0.5 |
| MT for industrial | Data cassette interface | K7MTFE | Interface used for connection between main unit CPU, K8GPPE and K7MTE. | 0.45 |
| | Data cassette | K7MTE | Data cassette for industrial use. | 4.5 |
| | Data cassette cable | K63CBL | Cable used for connection between K7MTE and K7MTFE. Same as GPF cable. | 0.7 |
| HGP | HGP interface | K6HGPFE | Interface used for connection between main unit CPU and K6HGPE. | 0.33 |
| | Handy graphic programmer | K6HGPE | Programming unit with liquid crystal display | 1.1 |
| | Interface cable | K70CBL | Cable used for connection between K6HGPFE and K6HGPE. | 0.27 |
| PRT | Handy recorder | K6PRT | Cassette loader with liquid crystal display, P-ROM writer, printer interface unit. | 0.95 |
| | PRT interface | K6HGPFE | Interface used for connection between main unit and K6PRT. | 0.33 |
| | Interface cable | K70CBL | Cable used for connection between K6HGPFE and K6PRT. | 0.27 |



2.6 Selection of Peripherals

. . . .

| | <u> </u> | _ | | | | | | | | | | | | | | Applic | ation | \$ | | | | | | | | | | | |
|-----|--|-----|------------------------|------|---------------------|--------------------|-----|---------------|-------------------|----------|--------------------|-----------------|----------|-------------------------------------|--------------------|--------|-----------------------------------|-----------|-------------|---------------|-------------------------------------|------------------------------|------------------|------------------|---|--|---|---|---|
| | Peripheral Equipment Configuration | | Program preparation | | | Program writing | | | Program change | | Program reading | | im 1g | Program- to- program check | Program storage | | Operating condition monitor | | | | Print-out of drawing, etc. | | | | Forced on-off of of output, etc. | Con- firmation of ROM erasure | | | |
| | | | Circuit | List | Edit, appropriation | Main unit RAM | ROM | Cassette tape | Machine language | Addition | Deletion | Circuit diagram | List | Machine language | | ROM | Cassette tape | Data tape | 1/0 monitor | TCMDF monitor | Abnormal code Abnormal mimbar | Abnormal condition print-out | Internal circuit | External circuit | List | Hard copy of drawing | | | |
| | ain unit PUE | | | | 0 | | | | | | 0 | 0 | * | 0 | - | | | - | | 0 | 0 | 0 | , | | | | | ο | |
| | MTFE | | | | | | | | | | | | | | | | | | 0 | | | | | | - | | | - | |
| Ma | sin unit | | Not fitted | 0 | 0 | 0 | 0 | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | | 0 | þ | ok | 5 | T | t | | T | 0 | |
| _ | | PEI | K6HGPFE +K6PRT | 0 | 0 | | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | | 0 | 0 | 0 | | С | | , | | | |
| | K8GPPE | | K7MTFE | 0 | 0 | 0 | 0 | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | 0 | 0 | 0 | ok | 2 | | | | | 0 | |
| | In unit KSHGPE | | | 0 | 0 | | 0 | | | | 0 | 0 | 0 | 0 | | | | | | 0 | 0 | 0 | | | | | | | - |
| Mai | KGHGPFE | | | - | | | 0 | 0 | 0 | | | | | | | 0 | 0 | 0 | | | | | | С | | 0 | | | |

ΜΕΜΟ

| 3. | SPEC | IFICAT | -IONS | . 12 ~ 28 |
|----|------|---------|--|-----------|
| | 3.1 | Genera | al Specifications | 13 |
| | 3.2 | Perfor | mance Specifications | 14 |
| | 3.3 | Individ | lual Specifications | 15 |
| | | 3.3.1 | Basic unit (KOJ1U-**-***) | 15 |
| | | 3.3.2 | Type DR I/O specification (DC 24 V input, relay contact output) | 16 |
| | | 3.3.3 | Type AR I/O specification (AC 115 V input, relay contact output) . | 17 |
| | | 3.3.4 | Type AS I/O specification (AC 115 V input, triac output) | 19 |
| | | 3.3.5 | Type AT I/O specification (AC 115 V input, transistor output) | 20 |
| | | 3.3.6 | Power capacity calculation | 21 |
| | 3.4 | Termir | nal Arrangement | 22 |
| | | 3.4.1 | Terminal arrangement of basic unit | |
| | | 3.4.2 | Terminal arrangement of Type E56 extension unit | 23 |
| | | 3.4.3 | Terminal arrangement of Type E32 extension unit | |
| | 3.5 | Cautio | ns and Corrective Actions for Input and Output Circuits | 25 |
| | | 3.5.1 | Cautions and corrective actions for input circuits | 25 |
| | | 3.5.2 | Cautions and corrective actions for output circuits | |



3. SPECIFICATIONS

3.1 General Specifications

| . li | em | Specifications | | | | |
|------------------------------|--|---|--|--|--|--|
| | Applied voltage | AC 115V ± 15% 50, 60 Hz | | | | |
| Power Sypply | Power Consumption | 85 VA, 62W | | | | |
| Operating ambient to | emp. | 0~55°C | | | | |
| Storage ambient terr | ıp. | 10~75°C | | | | |
| Operating ambient h | umidity | 10 \sim 90% RH, free of dew condensation | | | | |
| Storing ambient hu | ndity | 10 \sim 90% RH, free of dew condensation | | | | |
| Vibration resistance | | Shall conform to class 3, IIB, JIS C0911 (16.7 Hz, 3-mm double amplitude, 2 hrs.) | | | | |
| Shock resistance | | Shall confrom to JIS C 0912 (10 g x 3 times in X, Y, Z, directions) | | | | |
| Noise resistance | | 1000 Vpp noise voltage, 1 μ s noise width, 25 \sim 60 Hz noise frequency by noise simulator | | | | |
| | | Across batch of AC terminals and case | | | | |
| Dielectric withstand voltage | AC 1500V for 1minute | Across batch of external AC terminals and batch of external DC terminals | | | | |
| | AC 500V for 1minute | Across batch of external DC terminals and case | | | | |
| <u>.</u> | | Across batch of external AC terminals and case | | | | |
| Insulation resistance | 5M Ω larger by 500V insulation registance meter | Across batch of external AC terminals and batch of external terminals | | | | |
| | | Across external DC terminals and case | | | | |
| Grounding | | 100 Ω or smaller grounding resistance. When grounding is impossible, connect LG and FG terminals with panel. | | | | |
| Operating ambience | | Particularly dust and corrosive gas should be little. | | | | |
| Cooling method | | Self-cooling | | | | |
| Applicable cable rati | ng | 22 AWG ~ 14 AWG ($0.3 \text{ mm}^2 \sim 2 \text{ mm}^2$) | | | | |
| Reference terminal t | oard tightening torque | 11.2 ± 15% kg·f·cm (M3.5 screw used) | | | | |



3.2 Performance Specifications

| | Item | Specifications | | | | | |
|----------------------|---------------------------------|--|--|--|--|--|--|
| Control method | | Stored program, repeated operation | | | | | |
| I/O control metho | d | Input and output are made each time during repeated operation. | | | | | |
| Programming langu | Jage | Dedicated language to seq used together with logic s | uence control (relay symbol typ ymbolic language) | | | | |
| Instruction | No. of instructions | | ons (sequence instruction + es of application instruction | | | | |
| | Word length | 16 bits/1 step | | | | | |
| Sequence instruction | on excution time | 5.6µS/1 step in average | | | | | |
| Program capacity a | and memory | 1024 steps, RAM (Standa 2048 steps, RAM (KORA 2048 steps, ROM (2KRO) | M fitted to socket) | | | | |
| No. of I/O points | | Basic unit: | 32 inputs, 24 outputs | | | | |
| | | E32 extension unit: | 16 inputs, 16 outputs | | | | |
| | | E56 extension unit: | 32 inputs, 24 outputs | | | | |
| | | | Up to 5 I/O cards for K2 can be fitted. | | | | |
| | | K68B extension base: | Up to 8 I/O cards for K2 can be fitted. | | | | |
| No. of temporary s | storage points | 254 points (M0 \sim M253). Turned on when M254 battery is abnormal. Turned on when M255 self-diagonsis result outp is run. | | | | | |
| Timer, counter | No. of usable points | 128 points (T.C0 \sim 127 ir | ncl. timers and counters) | | | | |
| (bulit-in) | Timer specifications | increments | 99 sec. setup time, 0.01 sec. setu | | | | |
| | Counter specifications | $1 \sim 9999$ setting ragnes, steps.) | max. 10 c/s counting speed (at 1 | | | | |
| Shift register | No. of usable points | 253 bits (M1 \sim 253) exclusion storage. | uding those used for temporary | | | | |
| | Specifications | With temporary storang ir 253 bits are possible (data | n units of 1 bit combined, up to shift is also possible). | | | | |
| Data | Data register specifications | 96 points (D0 ~ D95), 16 bits for 1 data, max. 4 digits can be handled in units of 4 bits. | | | | | |
| | Data input/output | 4 I/O points make up 1 digit. Usable jointly with process input/output. Decimal $1 \sim 4$ digits from 0 to 9999. | | | | | |
| Backup for power | failure | Backup for power failure is possible by LATCH ON switch on basic unit. M128 \sim 253, T.C64 \sim 111, D64 \sim 95 | | | | | |
| Allowable instant s | top time | 20 ms. Initial start in case | if 20 ms or longer period. | | | | |
| Self-diagnostic fun | ctions | Arithmetic operation jam detection, abnormal powe output from exterior by p | monitor, abnormal machine coo r supply detection, RUN signal rogram. | | | | |
| Battery functions | | Backup for program memo Lithium battery. Total 30 battery service life. | ory (RAM) and latch function. 0-day backup period. 5-year | | | | |

3.3 Individual Specifications

3.3.1 Basic unit (KOJ1U-**-***)

| Item | Specifications | |
|----------------------------|----------------------------|-----------|
| Input voltage | AC 115V ± 15% | 4 5 1 2 3 |
| Input frequency | 50, 60 Hz | |
| Max. apparant input power | 85 VA | |
| Max. effective input power | | |
| Rush current | 20 A or lower | |
| Output voltage | DC 24 V | |
| Max. output current | 0.9 A | |
| Excess current protection | 150% ~ 220% of rated value | |

(1) RUN switch

This switch is used to start and stop the sequencer. Move the switch to "RUN" position and the sequencer is started. Move it to "STOP" position, and program excecution is suspended and the sequencer comes to a stop. When the sequencer is at a stop, all outputs are off.

(2) LATCH switch

This switch is used to select the setting of backup for power failure. "ON" position is for backup for power failure. "OFF" position is for no backup.

(3) RESET switch

This switch is used to reset abnormal arithmetic operation and to initialize arithmetic operation. Also use this switch to clear all contents of arithmetic operation and restart arithmetic operation. At this time, M, T, C, D, which are not backed up for power failure, and output Y are all cleared.

(4) POWER indicator

This is a power indicator light for DC 5 V output.

(5) RUN indicator light

This light turns on when normal operation is made. The light turns off when the sequencer comes to a stop or power is cut off. It flickers and turns on when watchdog error or illegal code is detected.

(6) CONNECTOR

This is a connector which connects peripheral unit.

(7) CONNECTOR

This is a connector for extension cable attached to extension adaptor. When adaptor is not provided, blind cap is furnished instead of this connector. The basic unit is standard equipped with blind cap.

(8) TERMINAL BLOCK

This is a terminal block which connects power supply and I/O signal cable. Equipped with finger protector.




GGL7 7A AC 250 V

3.3.2 Type DR I/O specificatin (DC 24 V input, relay contact output)

| Inpu | It Specifications | | Output Specifications | | | |
|--------------------------------------|-------------------------|--|---------------------------------|--|----------------------------|--|
| Insulation method | Photocoupler insulation | | Insulation method | Relay | insulation | |
| Operation display | All points disp | layed by LEDs | Operation display | All points dis | played by LED | |
| Input voltage | DC 12 | 2/24 V | Max. load Voltage | DC 125 \ | V/AC 132 V | |
| Input current | 4/10 |) mA | Load current | 2 A/ | 1 point | |
| Operation voltage | OFF → ON | 10 V ṁin. | | 8 A/8 points totally | | |
| | ON → OFF 8 V max. | | Min. load | 100 mW (mA, 1V min.) 5 mA (AC 100V at AC 200V | | |
| Response time (at DC 24 V) | OFF → ON | 2 | Response time | OFF → ON | 5 mS max. | |
| | ON → OFF | 3 ~ 6 mSec | Response time | | | |
| Input system | | input efflux system) | Life (Mechanical) | ON → OFF 20,000,00 | 15 mS max. O times min. | |
| Common | | connected | Leak current | 2 mA (AC 220 V, 60 Hz) | | |
| Connection Terminal block | 2-piec | e type, | Common connection | 8 points of with 1 c | | |
| specifications with finger protector | | Terminal block 2-piece t specifications with finger p | | | | |
| | | | Current consumption | 525 mA (DC when 24 po simultar | ints turn on | |
| | | | Short-circuit Protoction fue | 1 fuse/4 points | | |


Protection fuse





3.3.3 Type AR I/O specificatin (AC 115 V input, relay contact output)


| Inpu | t Specifications | Output Specifications | | | |
|-------------------------------|--|----------------------------------|--|--|--|
| Insulation method | Photocoupler insulation | Insulation method | Relay insulation | | |
| Operation display | All points displayed by LEDs | Operation display | All points displayed by LED | | |
| Input voltage | AC 115V ± 15% (AC 85V ~ AC 132V) | Max. load Voltage | DC 125 V/AC 132 V | | |
| Input current | 10 mA ± 1.5 (AC 115V, 50 Hz) | Load current | 2 A/1 point | | |
| Operation voltage | ON Voltage 90 V min. | | 8 A/8 point totally | | |
| | OFF Voltage 50 V max. | Min. load | 100 mW (mA, 1V min.) 5 mA (AC 100V at AC 200V | | |
| Response time | $OFF \rightarrow ON$ 4 \sim 12 mSec | Response time | OFF→ON 8 mS max. | | |
| (at DC 24 V) | $ON \rightarrow OFF$ 3 ~ 15 mSec | | $ON \rightarrow OFF$ 15 mS max. | | |
| Input inrush current | 71 mA (90V), 105 mA (132V) | Life (Mechanical) | 20,000,000 times min. | | |
| Input inpedance | 12 KΩ (50 Hz), 10 KΩ (60 Hz) | Leak current | 2 mA (AC 220 V, 60 Hz) | | |
| Common connection | 16 points connected with 1 common | Common connection | 8 points connected with 1 common | | |
| Terminal block specifications | 2-piece type, with finger protector | Terminal block specifications | 2-piece type, with finger protector | | |
| | | Current consumption | 525 mA (DC 24 V, 25°C when 24 points turn on simultaneously) | | |
| | | Short-circuit Protection fuse | 1 fuse/4 points, GGL7, 7A, AC 250V | | |



Contact Life of Contact Output

Relation between the load current and the contact life (expressed by number of times) of contact output used for Type AR and DR is as shown in the chart below.

MELSEG-K



Note: When DC 100V load is opened and closed at the contact, set load current at 0.1 A or lower. When frequency is too high even at 0.1 A load, be sure to connect C-R surge killer or flywheel diode in parallel with the load.


Example of drivable magnetic contactor (Mitsubishi Electric make)

| nagnetic contactor |
|-------------------------|
| Direct drive impossible |
| 000 times S-A600 |
| |



3.3.4 Type AS I/O specificatin (AC 115 V input, triac output)


| Inpu | Input Specifications | | | Output Specifications | | | |
|-------------------------------|--|---------------|----------------------------------|--|-------------------------------|--|--|
| Insulation method | Photocoupler insulation | | Insulation method | Photocoup | ler insulation | | |
| Operation display | All points disp | layed by LEDs | Operation display | All points dis | played by LEDs | | |
| Input voltage | AC 115 | • • • • • | Max. load Voltage | AC | 132 V | | |
| | (95~ | | Load current | 1 A/1 | point | | |
| Input current | 10 mA ± 1.5 (AC 115V, 50 Hz) | | | 5 A/8 poi | nt totally | | |
| Operation voltage | ON Voltage | 85 V min. | | 3 A/0 poi | | | |
| | OFF Voltage | 40 V max. | Max. rush load power supply | 30 A, 1 sycle | | | |
| Response time | OFF→ON | 5 45 0 | Output voltage drop | 1.5 V max. (at 1A) | | | |
| (at DC 24 V) | ON → OFF | 5 ~ 15 mSec | Response time | OFF → ON | 1 mS max. | | |
| Input inrush current | 71 mA (90V), 1 | | | ON → OFF | (AC 1/2 cycle + 1 mS max.) | | |
| Input inpedance | 12 KΩ (50 Hz), | 10 KΩ (60 Hz) | Leak current | 1 mA (AC 12 | | | |
| Common | 16 points | connected | | 1 mA (AC 120 V, 60 Hz) | | | |
| connection | with 1 c | | Common connection | 8 points connected with 1 common | | | |
| Terminal block specifications | 2-piece type, with finger protector | | Terminal block specifications | 2-piece type, with finger protector | | | |
| | | | Short-circuit Protection fuse | GTH-5 | (5 A) | | |





3.3.5 Type AT I/O specificatin (AC 115 V input, transistor output)

| Inpu | t Specifications | | Output Specifications | | | |
|----------------------------------|-------------------------|------------------------|-----------------------------------|--|---|--|
| Insulation method | Photocoupler insulation | | Insulation method | Photocupler insulation | | |
| Operation display | All points disp | layed by LEDs | Operation display | All points dis | played by LEDs | |
| Input voltage | | V ± 15% ~ AC 132V) | Rated Voltage | | 2/24 V | |
| Input current | 10 mA ± 1.5 (A | C 115V, 50 Hz) | Max. output voltage | DC 50V (DC 24V + 20%, single phase full-wave rectification usable) | | |
| Operation voltage | ON Voltage | 90 V min. | | rectricatio | | |
| | OFF Voltage | 50 V max. | Rush current | 10 A, 10 mS | | |
| Response time | OFF → ON | 4 ~ 12 mSec | | | 0.5 A/1 point, 4 A/8 points, all points ON | |
| (at DC 24 V) | ON → OFF | 3 ~ 15 mSec | Output voltage drop | 0.8 V (TYP), 1.2 V (MA) | | |
| Input inrush current | 71 mA (90V), | 105 mA (132V) | Response time | OFF → ON | 0.1 mS max. | |
| Input inpedance | 12 KΩ (50 Hz), | , 10 KΩ (60 Hz) | | ON → OFF | 1 mS max. | |
| Common | | connected | Leak current | 1 mA max. | | |
| Terminal block specifications | 2-piece | e type, r protector | Built-in 24 V current consumption | 50 mA (32 TYP), 75 mA (56 TYP) | | |
| specifications | | | Common connection | 8 points c /1 com | | |
| , , | | | Protection | Excess voltage varis Short-circuit fus | tor protection: | |
| | | | Terminal block specifications | 2-piece type, with finger protector | | |





3.3.6 Power capacity calculation

DC 24 V of power supply (KOJ1U-PW) is supplied to the basic unit, the DC input circuits of E32 and E56 extension units, the relay power supply of contact output, etc. When the capacity of DC 24 V power supply within the basic unit is insufficient, it is possible to incorporate KOJ1U-PW into the E56 extension unit. Calculate capacity as described below.

(1) Rated current of DC 24 V power supply (KOJ1U-PW)


| Ambinent temp. | Current capacity |
|----------------|------------------|
| ~ 45°C | 1.1 A |
| 55°C | 0.9 A |

(1) Current consumption of DC 24 V of each unit

| I/O symbol | 24V current consumption per point | | Current consumption of basic unit | Current consumption of E32 ext. unit | Current consumption of E56 ex | |
|------------|--|---|------------------------------------|--------------------------------------|------------------------------------|--|
| | ~ 45°C Input circuit 10mA Output circuit 21.6mA | | 10mA x 32 + 21.6mA x 24 = 0.84A | 10mA x 16 + 21.6mA x 16 = 0.51A | 10mA x 32 + 21.6mA x 24 = 0.84A | |
| DR | 55°C | Input circuit 10mA Output circuit 20mA | 10mA x 32 + 20 x 24 = 0.8A | 10mA x 16 + 20 x 16 = 0.48A | 10mA x 32 + 20 x 24 = 0.8A | |

* Current consumption in above table is based on values obtained when all points are turned on at the same time.

(2) Example of capacity calculation (55°C) Unit configuration



When capacity is calculated on the assumption that each unit has simultaneous 60% "ON" ratio, values in parentheses are obtained. In this case, power supply unit is added to the E56 extension unit in order to supply power also to the E32 extension unit.

3.4 Terminal Arrangement

3.4.1 Terminal arrangement of basic unit

| 0 4 8 C 1 5 9 D 2 6 A E 3 7 B F TB1 TB2 TB3 TB4 TB4 TB5 TB6 TB7 TB8 TB9 TB10 TB11 TB12 TB13 TB13 TB14 TB16 TB15 TB16 TB17 | | | OUTPUT DR, AR, AS, AT DC24V DC24G SG NON CONNECTION NON CONNECTION NON CONNECTION NON CONNECTION Y20 Y21 Y22 Y23 Y22 Y23 Y24 Y25 Y26 Y27 COMMON3 Y28 Y29 | TB20 TB19 TB18 TB17 TB16 TB15 TB14 TB13 TB12 TB11 TB10 TB10 TB11 TB10 TB10 | 8 4 0 9 5 1 A 6 2 B 7 3 TB19 TB20 TB19 TB18 TB17 TB16 TB15 TB14 TB13 TB12 TB11 TB10 TB9 TB8 TB7 TB6 TB5 TB4 |
|---|---|-----|---|---|---|
| TB18 | TB19 NON CONNECTION | 1 | Y2A | TB2 | TB3 |
| ТВ19 | | | Y2A Y2B | TB2 | TB2 |
| TB20 | TB20 NON CONNECTION | | 120 | | TB1 |
| 0 4 8 C 1 5 9 D 2 6 A E 3 7 B F | | | | | 4 0 C 5 1 D 6 2 E 7 3 F |
| ТВ1 | TB1 X10 | | Y2C | TB20 | тв20 |
| TB2 | TB2 X11 | | Y2D | TB19 | ТВ19 |
| ТВЗ | TB3 X12 TB4 X13 | | Y2E Y2F | TB18 TB17 | TB18 |
| TB4 | | 1 | COMMON4 | TB17 | TB17 |
| TB6 TB5 | TB6 X15 | | Y30 | TB15 | TB16 |
| TB6 TB7 | TB7 X16 | | Y31 | TB14 | TB15 |
| TB8 | TB8 X17 | | Y32 Y33 | TB13 TB12 | тв13 |
| ТВ9 | TB9 NC TB10 X18 | | Y34 | TB12 | TB12 |
| TB10 | TR11 X10 | | Y35 | TB10 | TB11 |
| TB11 | TB12 X1A | | Y36 | TB9 | TB10 |
| TB12 TB13 | TB13 X1B | | Y37 | TB8 | TB9 |
| TB14 | | | COMMON5 NON CONNECTION | TB7 TB6 | ТВ7 |
| TB15 | TB15 X1D TB16 X1E | | NON CONNECTION | TB5 | TB6 |
| TB16 | TB17 X1F | 1 | AC 115V | TB4 | TB5 |
| | TB18 COMMON2 | 1 | AC 115V | TB3 | TB3 |
| TB18 TB19 | TB19 NON CONNECTION | | LG | TB2 | TB3 |
| TB20 | TB20 NON CONNECTION | J . | FG | TB1 | TB1 |
| | The second se | | | | |

MELSEG-K

I/O No. allocation

| IN | X00 ~ X0F | (16 points) |
|-----|-----------|-------------|
| Х | X10 ~ X1F | (16 points) |
| OUT | Y20 ~ Y2F | (16 points) |
| Y | Y30 ~ Y37 | (8 points) |

3.4.2 Terminal arrangement of Type E56 extension unit

| | | | | · · · · · · · · · · · · · · · · · · · | | | | |
|-----------|--|--|-------------|---|--|-------------|----------------|-------|
| | | | | | | | | |
| 048C | INPUT | | | | <u> </u> | | | _ |
| 1 5 9 D | INFUT | | | | | | 91 | |
| 26AE | | | | | | <u> </u> | | 5 2 |
| | | EXTI | EXTI | EXTI | EXTI | | | |
| 3 7 B F | | DR, AR, AS, AT | DR,AR,AS,AT | DR,AR,AS,AT | DR, AR, AS, AT | | | 121 |
| | TB1 | X80 | XCO | *1 DC | 24V | TB20 | - T- | |
| TB1 | | | | *2 DC | C 24G | TB19 | 11 1 | B20 |
| TB2 | | | | | | TB18 | | |
| TB3 | | | | | | | | B18 |
| | | | | | | | 11 1 | |
| TB5 | | | | | | | 11 1 | B16 |
| TB6 | | | | | | | | |
| TB7 | | | | | | | T | B14 |
| ТВ8 | | | | | | | TB13 | |
| | | | | | | | ∦ T | B12 |
| тв10 | | | | | | + | TB11 | |
| | | | | Provide and the second s | | + | ⊪—-/τ | B10 |
| тв12 | | | | | | | 🛛 ТВ9 – | |
| | | | | | | | ╟┥・ | тва |
| тв14 | | | | | | | 10 1 | |
| | | | | | the second s | | | тв6 |
| 1 1 1 | TB16 | | | | | | 11 1 | |
| TB16 | 1 | | | | | | | TR4 |
| | TB18 | COM | MON1 | | | | 11 1 | 104 |
| TB18 | TB19 | | | YEA | | | 11 1 | TDO |
| | TB20 | NON CON | INECTION | YEB | YAB | <u>TB1</u> | | IDZ |
| ТВ20 | | | | | | | | |
| لى مەربىي | 1 . | | | | | | 1 | |
| 0480 | Ì | | | | | | 4 | OC |
| | | | | | | | | |
| | | | | | | | | |
| 2 6 A E | | | | | | | | |
| 3 7 B F | | | | | | | 7 : | 3 F |
| | | T | | | | T T D O O | | |
| | | | | | | | l | гв20 |
| TB2 | | | | | | | | |
| | | | | | | | 11 | |
| TB4 | 1 | | | | | | | |
| | TB5 | | | | ······ | | . 11 1 | |
| | TB6 | | XD5 | | | | | 010 |
| TB6 | Z B, F DR, AR, AS, AT DR, AR, AS, AT <t< td=""></t<> | | | | | | | |
| | TB8 | EXT I EXT II EXT II EXT II EXT II EXT II II II II II III IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII | | | | | | |
| TB8 | | NON CON | INECTION | YF3 | YB3 | TB12 | | TD 12 |
| | TB10 | | | YF4 | | | 1 1 | |
| TB10 | | | | | YB5 | TB10 | | - |
| | | | | YF6 | YB6 | TB9 | | 1810 |
| TB12 | | | | | | | | |
| TB13 | | | | | | | | TB8 |
| TB14 | | | | | | | | |
| TB15 | | | | | | | | TB6 |
| TB16 | | | | | | | ∥ ТВ5 – | |
| | | | | | | | ⊮ −−−−− | TB4 |
| TB18 | | | | | | | | |
| | | | | | | | | TB2 |
| TB20 | <u>TB20</u> | NON CON | NECTION | F | <u>.</u> | I IBJ | | |
| 1.020 | 1 I | | | | | | p | |
| | 1 | | | | | | 1 | |

MELSEG-K

I/O No. allocation

| | EXTEN | SION I | EXTENSION II | | |
|-----|----------------|-------------|----------------|-------------|--|
| IN | X80 ~ X8F | - | $XC0 \sim XCF$ | (16 points) | |
| X | X90 ~ X9F | | $XD0 \sim XDF$ | (16 points) | |
| OÚT | $XA0 \sim XAF$ | (16 points) | YE0 ~ YEF | (16 points) | |
| Y | $XB0 \sim XBF$ | (8 points) | YF0 ~ YF7 | (8 points) | |

*1, *2 To be unilized only when extension power supply is used with E56AS.



3.4.3 Terminal arrangement of Type E32 extension unit

| 0 4 | | | | | | | | | C 8 | 4 0 |
|-------------|------|--------------|-----------------|--|---|--------------|----|-------------|------|----------|
| | 8 C | | | | | | | | D 9 | 5 1 |
| | 9 D | | | | | | | | | |
| | AE | | | | | | | | EA | |
| 3 7 | BF | 1 | DR, AR, AS, AT | | | DR, AR, AT | AS |] | FB | 7 3 |
| | | TB1 | X80 | | | DC 24V | NC | TB20 | | - |
| | TB1 | TB2 | X81 | | | DC 24G | NC | TB19 | 7010 | тв20 |
| TB2 | | TB3 | X82 | | | YA0 | | TB18 | TB19 | |
| | твз | TB4 | X83 | | | YA1 | | TB17 | TB17 | TB18 |
| TB4 | | TB5 | X84 | | | YA2 | | TB16 | | тв16 |
| | TB5 | TB6 | X85 | | | YA3 | | TB15 | TB15 | |
| TB6 | 707 | TB7 | | | Y | | | TB14 | | тв14 |
| TDO | TB7 | TB8 | X87 | | | YA5 | | TB13 | ТВ13 | |
| TB8 | тв9 | TB9 | NON CONNECTION | | | YA6 | | TB12 | | тв12 |
| тв10 | | TB10 | X88 | | | YA7 | | TB11 | ТВ11 | |
| | тв11 | TB11 | X89 | | | COMMO YA8 | N2 | TB10 TB9 | | TB10 |
| тв12 | | TB12 | X8A | | | YA9 | | TB8 | ТВ9 | <u> </u> |
| | тв13 | TB13 | X8B X8C | | | YAA | | TB7 | | TB8 |
| TB14 | | TB14 | X8D | | | YAB | | TB6 | TB7 | |
| | TB15 | TB15 | X8D | | | YAC | | TB5 | | TB6 |
| тв16 | | TB16 | X8F | | | YAD | | TB4 | TB5 | <u>├</u> |
| | ТВ17 | TB17 TB18 | COMMON1 | | | YAE | | TB3 | | TB4 |
| TB18 | | TB19 | NON CONNECTION | | | YAF | | TB2 | ТВЗ | |
| | TB19 | TB20 | FG | | | соммо | N3 | TB1 | | TB2 |
| TB20 | | 1020 | IU | | | | | | TB1 | |
| | | | | | | | | | | |
| 11 | × | X80 ~ X | (8F (16 points) | | | | | | | |
| 0 | UTY | X A0 ~ | XAF (16 points) | | | | | | | |
| L | | | | | | | | | | |


| •• | EXTENSION I | | L a | | | | - | | | |
|----|-------------|-------------------------|-------------------|----------------------------|--------|-------------------------|----------|----------------------|-------|--------------------------|
| | 1 2 | 4 8 C 5 9 D 6 A E | | | | · | | | D 9 | 4 0 5 1 6 2 7 3 |
| | 3 | 7 B F | | DR, AR, AS, AT |] | DR, AR, AT | AS | | [F] D | /]3] |
| | ТЕ | | TB1 TB2 TB3 | XC0 XC1 XC2 | | DC 24V DC 24G YE0 | NC NC | TB20 TB19 TB18 | TB19 | ТВ20 ТВ18 |
| | ТЕ | TB3 | TB4 | XC3 XC4 | | YE1 YE2 | | TB17 TB15 | TB17 | |
| | ТЕ | ТВ5 | TB5 TB6 TB7 | XC4 XC5 XC6 | | YE3 YE4 | | TB15 TB14 | TB15 | TB16 |
| | ТЕ | - 1 1 | TB8 TB9 | XC7 NON CONNECTION | | YE5 YE6 | | TB13 TB12 | TB13 | TB14 TB12 |
| | ТВ | 10 TB9 | TB10 TB11 | XC8 XC9 | | YE7 COMMO | N 2 | TB11 TB10 | TB11 | |
| | ТВ | TB11 | TB12 TB13 | XCA XCB | | YE8 YE9 | | TB9 TB8 | тв9 | TB10 TB8 |
| | ТВ | TB13 | TB14 TB15 | XCC XCD | | YEA YEB | | TB7 TB6 | TB7 | |
| | ТВ | TB15 | TB16 TB17 | XCE XCF | - - | YEC YED | | TB5 TB4 | TB5 | TB6 |
| | ТВ | TB17 | TB18 TB19 | COMMON 1 NON CONNECTION | | YEE YEF | | TB3 TB2 | ТВЗ | TB4 |
| | ТВ | TB19 | ТВ20 | FG | 1 | СОММО | N 3 | TB1 | тв1 | TB2 |
| | | | | | | | | | | |
| | IN X | | XC0~2 | XCF (16 points) | | | | | | |
| | | OUT Y | YE0~ | YEF (16 points) | | | | | | |




3.5 Cautions and Corrective Actions for Input and Output Circuits

3.5.1 Cautions and corrective actions for input circuits

Table 3.5.1







Input cable wiring

Input has many problems of wrong input and noise. These problems can be reduced by the aforementioned corrective actions and the following wiring method.

- (1) Input signal cable shall not be bundled or provided close to high-voltage and large-current power lines and main circuit line. If possible, keep it more than 100 mm away from the aforementioned lines.
- (2) When wiring is made at 200 mm or longer distance with AR, AS or AT, prblem indicated in example 4 of Table 3.5.1 arises with only the use of 2 cables connected with input device. In this case, take corrective cation described in examples 1 and 2 or provide an intermediary relay.
- (3) When shielded cable is used, shield coating shall be ground in a bundle at 1 point on the sequencer side. If both ends are ground, current will flow through the shield coating and therefore shielding effect is not produced at all.
- (4) When conduit wiring is made by means of metal pipe, ground the pipe securely.




3.5.2 Cautions and corrective actions for output circuits

Corrective Action Condition Cause Load is half-wave rectified internally Connect resistor of several ten K -Example 1– 0 0 When output (seen in some solenoids) across load. off, ecess Note: When resistor is used in this way, it does not offer problem to output elemnt, voltage is applied to AR, DR, AS be may sometimes cause the load. diode, which is built in the **Output unit D1** load, to deteriorate or burn. 1 Load When power supply polarity is as shown by (1), C is charged. When polarity is as shown by (2), voltage charged in C plus line voltage 0 are applied across D1. Max. voltage is approx. 2√2E. -Example 2-0 Leak current caused by built-in snubber. 0 Connect resistor of approx. several Load does not This is especially liable to occur in the case ten K across load. turn off. of small-capacity load. Note: In case wiring distance from output card to load is long, take care because there may exist leak current due to line-to-line capacity. AR, DR, AS Connect C and R across load. 0 **Output unit** Load Resistor Leak current С Resistor Load CR: 0.1 ~ 0.47 μ F + 47 ~ 120 Ω -Example 3-• After driving relay, drive timer When motor at the same contact. type or C, R type timer Connect C and R across CR timer. AR, DR, AS is used as Output unit load, time Resistor limit Load fluctuates. Resistor R Leak current **CR** timer CR: 0.1 ~ 0.47 μ F + 47 ~ 120 Ω –Example 4– Circulation occurs because 2 power supplies Use load power supply of DC 24 V. 0 Load fails are used. 0 **Connect circulation preventive** (for direct diode. (See note.) current). Note: In case relay or the like is AT used as load, it is necessary to connect reverse voltage **Output unit** absorbing diode (shown in dotted line in figure at CR +24V +C+ left) with load. Load E **0**V • If +24V < E, circulation occurs.

Table 3.5.2





Output cable wiring

- (1) Keep output cable as far away as possible from input cable.
- (2) Since leak current due to line-to-line capacity is generated in addition to the leak current of output in the case of wiring at 200 m or longer distance, it is necessary to take action mentioned in Example 2 of Table 3.5.2.
- (3) Take care to prevent contact with cable at different potential and to prevent grounding.
- (4) Keep DC output line as far away as possible from AC line.

ΜΕΜΟ


| · _ | , | | · · · · · · · · · · · · · · · · · · · | | |
|-----|---|---------------------------------------|---------------------------------------|---------------------------------------|------|
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | - - | · · · · · | | |
| | | | | · · · · · · · · · · · · · · · · · · · | |
| | | | | | |
| | | | | , | |
| | | | | | |
| | | · · · · · · · · · · · · · · · · · · · | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

4. NOMENCLATURE AND CONFIGURATION

| 4. | NOMENCLATURE AND CONFIGURATION | | | | | |
|----|--------------------------------|---|----|--|--|--|
| | 4.1 | External View of Basic Unit | 30 | | | |
| | 4.2 | External View of Type 56 Extension Unit | 32 | | | |
| | 4.3 | External View of Type 32 Extension Unit | 34 | | | |
| | 4.4 | External View of K68B Extension Base Unit | 35 | | | |


4. NOMENCLATURE AND CONFIGURATION

4.1 External View of Basic Unit



MELSEG-K


Internal Configuration of Basic Unit



MELSEG-K




4.2 External View of Type 56 Extension Unit






Internal Configuration of Type 56 Extension Unit




4.3 External View of Type 32 Extension Unit



MELSEG-K

4.4 External View of K68B Extension Base Unit



ΜΕΜΟ

| | | _ | | | | |
|---------------------------------------|---------------------------------------|---|---|---|---------------------------------------|---|
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | 2 |
| | | | - | | | |
| | | | | | | |
| | | | | | | |
| | | | | 1 | | |
| | | | | | | |
| | | | | | | |
| · · · · · · · | | | | | | |
| | | | | | · · · · · | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | <u>.</u> | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | · · · | | | | |
| | | | | | | |
| · · · | | • | | | | |
| | | | | | | |
| | | | | | | |
| ` | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | ÷ | | |
| | | | | | | |
| | | | * | | · · · · · · · · · · · · · · · · · · · | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| · | | | | | | |
| | | + | | | | |
| | | | | | | |
| | • | | | | | |
| | • | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | · · · · · · · · · · · · · · · · · · · | | | | |
| · · · · · · · · · · · · · · · · · · · | | | | | | |
| · · · · · · · · · · · · · · · · · · · | | · · · · · · · · · · · · · · · · · · · | | | | |
| · · · · · · · · · · · · · · · · · · · | | · · · · · · · · · · · · · · · · · · · | | | | |
| · · · · · · · · · · · · · · · · · · · | | | | | | |
| · · · · · · · · · · · · · · · · · · · | | | | | | |
| · · · · · · · · · · · · · · · · · · · | · · · · · · · · · · · · · · · · · · · | | | | | |
| · · · · · · · · · · · · · · · · · · · | · | | | | | |
| · · · · · · · · · · · · · · · · · · · | · | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |
| | | | | | | |

| 5. | EXPL | ANATIO | ON OF PROGRAM |
|----|------|-----------|--|
| | 5.1 | Instructi | ion |
| | 5.2 | Explana | tion of Instruction |
| | | 5.2.1 | Load (LD)/Load inverse (LDI)/Out (OUT) |
| | | 5.2.2 | And (AND)/And inverse (ANI) |
| | | 5.2.3 | Or (OR)/Or inverse (ORI) |
| | | 5.2.4 | And block (ANB) |
| | | 5.2.5 | Or block (ORB) |
| | | 5.2.6 | Master control (MC) |
| | | 5.2.7 | Set, reset (SET, RST) |
| | | 5.2.8 | Shift instruction (SFT) |
| | | 5.2.9 | Conditional jump instruction (CJ) |
| | | 5.2.10 | Pulse instruction (PLS) |
| | | 5.2.11 | No operation instruction (NOP) |
| | | 5.2.12 | Program end |
| | 5.3 | Data Ins | structions |
| | | 5.3.1 | Instructions |
| | | 5.3.2 | BCD convert instruction |
| | | 5.3.3 | BIN convert instruction (BIN) |
| | | 5.3.4 | Data compare instruction (>, =, <) $\dots \dots \dots$ |
| | | 5.3.5 | Add instruction (+), subtract instruction (-) |
| | | 5.3.6 | Move instruction (MOV) |
| | 5.4 | Applicat | tion Instruction |
| | | 5.4.1 | Application Instruction |
| | | 5.4.2 | Functions and practical use of application instructions |
| | | 5.4.3 | 16-bit data dissociation |
| | | 5.4.4 | 16-bit data AND operation |
| | | 5.4.5 | 16-bit data OR operation60 |
| | | 5.4.6 | Batch shift of temporary memory M61 |
| | | 5.4.7 | Batch shift of data register D |
| | | 5.4.8 | Batch reset of data register D |
| | , | 5.4.9 | Indirect reading of T, C, D (Timer, Counter, Register D) |
| | | 5.4.10 | Indirect writing of T, C, D |
| | | 5.4.11 | Data transference from Y to D72 |
| | | 5.4.12 | 4 ↔ 16 Decode/encode |
| | | 5.4.13 | 16-bit check |
| | | 5.4.14 | Data inversion |
| | | 5.4.15 | Functions and practical use of high-speed processing instructions |
| | | 5.4.16 | Programming error display |
| | | 5.4.17 | Scan time restriction |
| | | 5.4.18 | List of arithmetic operation processing time |



5. EXPLANATION OF PROGRAM

5.1 INSTRUCTION

• Sequence Instructions

Table 5.1.1


| No. | ins. code | Instruction | Symbol | No. | Ins. code | Instruction | Symbol |
|-----|-----------|--------------|--------------|-----|-----------|------------------------------|--|
| 1 | LD | Load | X.Y.M.T.C.F. | 10 | мс | Master control | $\frac{1}{T} Kn \qquad n = 0 \sim 63$ |
| 2 | LDI | Load inverse | X.Y.M.T.C.F. | 11 | MCR | Master control reset | → |
| 3 | AND | And | X.Y.M.T.C.F. | 12 | SET | Set memory | SET Y.M.F |
| 4 | ANI | And inverse | X.Y.M.T.C.F. | 13 | RST | Reset memory & counter | |
| 5 | OR | OR | X.Y.M.T.C.F. | 14 | SFT | Shift memory | |
| 6 | ORI | OR inverse | | 15 | μ | Conditional jump | Destination CJ Step no. |
| 7 | ANB | And block | | 16 | PLS | Pulse generate | |
| 8 | ORB | OR block | | 17 | NOP | No operation | Use for program delete or space |
| 9 | ОUT | Out | *1 | 18 | END | End | Return to step 0. END definitely entered at end of program |

Note: Instructions for timer and counter-values can be entered using constant K or data register D. Out T.C and CJ are 2-word instructions and all others are 1-step instructions.




5.2 Explanation of Instruction

5.2.1 Load (LD)/load inverse (LDI)/out (OUT)




•Arithmetic operation principle

LD Specific I/O No. content (on or off) is stored into answer register A and the result is transferred to the lowest order B0 of auxiliary registers (B0 \sim B7).



LDI Specific relay No. content is inversed and stored into register A.




OUT Content in register B is output to specific relay No.



At this time, content in register B does not change.

• Consecutive OUT instructions




OUT instruction can be consecutively used for program.

Note: The number of consecutive OUT instructions is up to 22 in the case of GPP and HGP.




5.2.2 And (AND)/and inverse (ANI)




• Arithmetic operation principle

AND...AND or ANI operation of specific relay No. content is performed with register BO ANI and the result is stored into register BO.



Number of contacts

The number of contacts is limitless. AND or ANI can be used consecutively for any number of contacts. Note: Consecutive contact writing by GPP and HGP with circuit mode is allowed up to 161 contacts.




| Step | Instruction | |
|------|-------------|--|
| 0000 | LD X00 | |
| 0001 | AND X01 | |
| 0002 | AND X02 | |
| 0003 | AND X03 | |
| | | |

In this case, since the contact for the 1st relay No. X00 is logic start, it is programmed as "LD X00".




5.2.3 Or (OR)/or inverse (ORI)




• Arithmetic operation principle

OR ... OR or ORI operation of specific relay No. Content is performed with register BO ORI and the result is stored into BO.



• Number of contacts

The number of contacts is limitless. OR or ORI can be used consecutively for any number of contacts.




Note: The number of consecutive para lel contacts by GPP and HGP is to 22.


In this case, since the first X00 is logical start, it is programmed as "LDX00".




5.2.4 And block (ANB)




Arithmetic operation principle



- (1) First, the arithmetic operation result of block A is stored in register B0.
- When the arithmetic operation of block B is initiated, content in B0 is transferred to B1.
- (3) The arithmetic operation result of block B is stored in B0.
- (4) AND operation of B0 content and B1 content is performed by "ANB" instruction, and the result is stored in B0 again.



- Number of blocks
- *1 The number of AND bolcks (ANBs) is limitless.




| Step | |
|------|--------|
| 0000 | LD M1 |
| 0001 | OR M2 |
| 0002 | LDI M3 |
| 0003 | OR M4 |
| 0004 | ANB |
| 0005 | LD M5 |
| 0006 | OR M6 |
| 0007 | ANB |
| | |
| | OUT Yn |


*1 When ANB is utilized consecutively, use programming of ANB instruction per block.




5.2.5 Or block (ORB)




Arithmetic operation principle



- (1) First, the arithmetic operation result of block A is stored in register B0.
- When the arithmetic operation of block B is initiated, content in B0 is transferred to B1.
- (3) The arithmetic operation result of block B is stored in B0.
- ④ OR operation of B0 content and B1 content is performed by "ORB" instruction, and the result is stored in B0 again.



- Number of blocks
- *1 The number of OR blocks (ORBs) is limitless.




| Step | Instruction |
|------|-------------|
| 0000 | LD M1 |
| 0001 | AND M2 |
| 0002 | LD M3 |
| 0003 | ANI M4 |
| 0004 | ORB |
| 0005 | LDI M5 |
| 0006 | AND M6 |
| 0007 | ORB |
| | |
| | OUT Yn |


*1 When ORB is utilized consecutively, use programming of ORB instruction per block.




5.2.6 Master control (MC)




• Arithmetic operation principle



- (1) I/O data (X00) is placed in register A and then the content in register A is transferred to register C.
- (2) AND operation of I/O data (Y10) and register C content is performed, and OUT Y11 is executed.



MC and MCR require index No. "Kn". Be sure to provide MCR Kn for MC Kn.



| Step | Instruction | | |
|------|-------------|--|--|
| 0000 | LD MO | | |
| 0001 | MC K1 | | |
| 0002 | LD X00 | | |
| 0003 | OUT Y10 | | |
| 0004 | LD X01 | | |
| 0005 | OR M10 | | |
| 0006 | ANB | | |
| 0007 | OUT Y11 | | |
| 0008 | MCR K1 | | |


5

43


.




5.2.7 Set, reset (SET, RST)



• Arithmetic operation principle





When I/O data for set are input, internal flip-flop is set. When I/O data for reset are input, flip-flop is reset.






5.2.8 Shift instruction (SFT)








By giving SFT instruction to temporary memory (M), 1-bit shift register can be constituted.

 $\begin{array}{l} \text{If } Mn\text{-}1 = 1 \rightarrow Mn = 1 \\ \text{If } Mn\text{-}1 = 0 \rightarrow Mn = 0 \end{array} \right\} \hspace{0.2cm} \text{Establish } Mn = 0 \text{ after SFT} \\ \text{instruction.} \end{array}$

It is necessary to set Mn, which is the head of shift register, at "1" by SET instruction.

Note: Do not give SFT instruction to MO because M255 may possibly shift to MO. For the same reason, do not give SFT instruction to M254.




| Step | Instru | ction |
|------|--------|-------|
| 0000 | LDI | M17 |
| 0001 | Ουτ | то |
| 0002 | K10 | |
| 0003 | LD | то |
| 0004 | Ουτ | M17 |
| 0005 | LD | M6 |
| 0006 | RST | M10 |
| 0007 | LD | M17 |
| 0008 | SFT | M10 |
| 0009 | SFT | M9 |
| 0010 | SFT | M8 |
| 0011 | SFT | M7 |
| 0012 | LDI / | M18 |

| Step | Instru | iction |
|------|--------|--------|
| 0013 | PLS | M15 |
| 0014 | LD | M15 |
| 0015 | OR | M10 |
| 0016 | SET | M6 |



5.2.9 Conditional jump instruction (CJ)



 Arithmetic operation principle By conditional jump instruction, program seugence skips to jump destination and the programs from the jump destination on are executed.

| Control program | CJ By using CJ instruction, it is possible to force the program sequence to jump the program which is normally not required (program A) and to exe- |
|-------------------|---|
| Program A | cute on necessary programs. Therefore, scan time can be economized, and at the same time, program can be separated. |
| Program B | at the same time, program can be separated. |
| Common program | END |


Differences between Master Control (MC) and Conditional Jump (CJ)


| Item | MC | CJ |
|----------------|--------------|------------|
| Operation time | Unchanged | Reduced |
| Program | Complicated | Simplified |
| Step control | Not required | Required*1 |

*1 It is necessary to specify the jump destination. Therefore, it is required to control the step No. Especially when instruction is inserted or deleted in debugging of program, the step No. of jump destination changes. However, the step No. is automatically altered in the case of PU, GPP and HGP.




5.2.10 Pulse instruction (PLS)






Trailing edge detection pulse



• This pulse is generated in order to process internal program. Therefore, it cannot be used as a pulse signal by drawing it to the exterior.

5.2.11 No operation (NOP) instruction used to progress the program unique to sequencer.



NOP is a no operation instruction and has no influence on the results of preceding arithmetic operation. An effective use of this instruction is to write NOP per desired step when preparing a program and to delete it when the program is completeld.

* Although NOP is a no operation instruction, the use of this instruction results in loss of scan time because the step with NOP is not skipped but scanned.

5.2.12 END instruction (END)

| END | Program end | Write this at the end of program. |
|-----|-------------|-----------------------------------|


END is entered at the end of a required program step to declare the end of the program. The CPU returns the program counter to "0" and initiates scanning again from the step No. "0".

The END Instruction can also be utilized temporarily at the time of program debugging or test and also when program is executed halfway.




5.3 Data Instructions

Data instructions such as addition, subtraction, comparison, BCD, BIN, and conversion are provided in addition to the sequence instructions which use relay and logic symbols. The tada instruction consists of 3 steps and is expressed as shown below.



5.3.1 Instructions



This instruction is executed using input signal ON. * 1. S means source; data initiation. 2

3. D means destination; data results. 4. These are a contact instructions; other instructions are coil-contact instructions.

Cannot handle negative value.

6 All data instructions are 3-word instructions.

MOV

| sD | к | D | т | с | x | Y | м |
|----|---|---|---|---|---|---|---|
| к | | 0 | | | | | |
| D | | 0 | 0 | 0 | | 0 | 0 |
| Т | | 0 | | | | | |
| С | | 0 | | | | | |
| х | | 0 | | | | | |
| Υ | | | | | | | |
| М | | 0 | | | | | |

| MOV | Km | Dn |
|-----|-------|--------|
| MOV | Dm | Dn |
| MOV | Dm | T, Cn |
| MOV | Dm | KnY, M |
| MOV | T,Cm | Dn |
| MOV | KmX,M | Dn |

Store constant m in Dn: constant set.

Transmit Dm data to Dn: number shift,

Transmit Dm data to T, Cn: temporary value change

MELSEG-K

of T or C. Output Dm data to Y or M: n is decimal unit No. 1 ~ 4, 1 unit consists of 4 digits.

Transmit temporary value of T or Cm to Dn.

Transmit X or M of m decimals

(1m unit = 4 digits) to Dn: input instruction.

| >,<,=, +,- | s D | к | D | т | с | x | Y | м |
|---------------|-----|---|---|---|---|---|---|---|
| •, | к | | 0 | | | | | |
| | D | | 0 | | | | | |
| | т | | | | | | | |
| | С | | | | | | | |
| | х | | | | | | | |
| | ~ | | | | | | | |

м

| > | Km | Dn |
|---|----------|----------|
| < | Km | Dn |
| = | Dm | Dn |
| | | |
| + | Km | Dn |
| + | Km Dm | Dn Dn |
| | | |

Compare whether constant m > Dn data.

Compare whether constant m K Dn data.

Compare whether data of Dm = data of Dn.

Add constant m to Dn data, and store the result in Dn.

Add Dm data to Dn data, and store the result in Dn. Subtract constant m from Dn data, and store the re-

sult in Dn. Subtract Dm data from Dn data, and store the result in Dn.

BCD(0) BIN(•)

| s | к | D | т | С | х | Y | м |
|---|---|----|---|---|---|---|---|
| к | | | | | | | |
| D | | •。 | | | | | |
| Т | | 0 | | | | | |
| С | | 0 | | | | | |
| Х | | • | | | | | |
| Υ | | | | | | | |
| м | | | | | | | |

| BCD | Dm | Dn |
|-----|------|----|
| BCD | T,Cm | Dn |
| BIN | Dm | Dn |
| BIN | KmX | Dn |
| L | | |


Convert Dm data (BIN) to BCD, and store the result in Dn.

Convert T or C data to BCD, and store the result in Dn. Convert Dm data (BCD) to BIN, and store the result in

Dn. Convert input of 4-decimal units (1 unit = 4 digits) to BIN, and store the result in Dn.




5.3.2 BCD convert instruction (BCD)



| Co | oding |
|------|-------------|
| Step | Instruction |
| 0000 | LD X10 |
| 0001 | BCD |
| 0002 | D1 |
| 0003 | D2 |

Instruction which is used to convert BIN (binary code) into BCD (binary coded decimal).


Arithmetic operation principle



O mark shows convertible combination.

| D S | к | D | т | с | x | Y | м |
|-----|---|----|---|---|---|---|---|
| к | | | | | | | |
| D | | 0. | | | | | |
| Т | | 0 | | | | | |
| С | | 0 | | | | | |
| х | | | | | | | |
| Y | | | | | | | |
| М | | | | | | | |


"21" is expressed in BIN and BCD as shown above. BCD instruction performs BIN to BCD conversion as shown by the arrow, and is utilized to output the content of register to the exterior, as a decimal number, through output unit.



51.

| Step | Instruction |
|------|-------------|
| 0000 | LD X00 |
| 0001 | MOV |
| 0002 | K21 |
| 0003 | D0 |
| 0004 | BCD |
| 0005 | D0 |
| 0006 | D1 |
| 0007 | MOV |
| 0008 | D1 |
| 0009 | K2Y20 |


5.3.3 BIN covert instruction (BIN)



| C | oding |
|------|-------------|
| Step | Instruction |
| 0000 | LD X10 |
| 0001 | BIN |
| 0002 | D1 |
| 0003 | D2 |

Since input data generally has many decimal numbers, this BIN instruction is provided. The input data of BCD is converted and input, and then internally processed in binary code.


• Arithmetic operation principle



O mark shows convertible combination.




"52" is expressed in BCD or BIN as shown above. BIN instruction performs BCD to BIN conversion as indicated by the arrow and is utilized, for example, to read BCD data of digital switch, N/C, computer, etc. into the sequencer.



| Step | Instruction |
|------|-------------|
| 0000 | LDI MO |
| 0001 | BIN |
| 0002 | K2X00 |
| 0003 | D0 |
| | |




5.3.4 Data compare instruction (>, =, <)




Omark shows operable S/D combination.

| sD | к | D | т | с | x | Y | М |
|----|---|---|---|---|---|---|---|
| к | | 0 | | | | | |
| D | | 0 | | | | | |
| Т | | | | | | | |
| С | | | | | | | |
| X | | | | | | | |
| Y | | | | | | | |
| м | | | | | | | |

The compare operation executed in binary code.




The compare instruction is equivalent to contact in handling. However, since OR instruction cannot be performed, do as shown below.



| Step | Instruction |
|------|-------------|
| 0000 | LD X00 |
| 0001 | > |
| 0002 | D1 |
| 0003 | D0 |
| 0004 | LDI MO |
| 0005 | < |
| 0006 | D2 |
| 0007 | D0 |
| 8000 | ORB |
| 0009 | OUT Y20 |


MELSEG-K

5.3.5 Add instruction (+), subtract instruction (-)



| Coding | | | | | | | |
|--------|-------------|--|--|--|--|--|--|
| Step | Instruction | | | | | | |
| 0010 | LD M4 | | | | | | |
| 0011 | + () | | | | | | |
| 0012 | D1 | | | | | | |
| 0013 | D2 | | | | | | |


* Be sure to use pulse instruction and also use M, which has been converted into pulse signal, prior to this add or subtract instruction.



When M0 turns on, D1 is added to 10 and the value is entered into D1.

| Instruction | | | |
|-------------|-----------------|--|--|
| LD | X10 | | |
| PLS | MO . | | |
| LD | MO | | |
| + | | | |
| | 10 | | |
| | D1 | | |
| | LD PLS LD | | |

| (| O mark shows operable com- bination. | | | | | | | |
|---|---|---|---|---|---|---|---|---|
| | s | к | D | т | С | x | Y | м |
| | к | | 0 | | | | | |
| | D | | 0 | | | | | |
| | T | | | | | | | |
| | С | | | | | | | |
| | х | | | | | | | |
| | Y | | | | | | | |
| | М | | | | | | | |



Cotent of D1 before execution of instruction


Binary coded 10

Content of D1 after execution of add instruction

* Take care of subtract instruction because it is reverse in position to a normal arithmetic equation, i.e. the subtracted value is located in D and the subtracting value in S. Also take care not to make the result of arithmetic operation negative because only positive integers are handled. When there is a possibility that arithmetic result may become negative, compare whether S or D is larger. When S is larger than D, subtract D from S and store into M the fact that the result is negative.



5.3.6 Move instruction (MOV)



- After arithmetic operation, S and D contents are the same.
- After execution of instruction, S content does not change.
- K, D, T, and C are transmitted in 16 bits.

O mark shows operable S/D combination.

| SD | к | D | т | с | x | Y | м |
|----|---|---|---|---|---|---|---|
| к | | 0 | | | | | |
| D | | 0 | 0 | 0 | | 0 | 0 |
| т | | 0 | | | | | |
| С | | 0 | | | | | |
| X | | 0 | | | | | |
| Y | | | | | | | |
| м | | 0 | | | | | |


Constant set

| 00 | ×10 |) | MO | / K30 | D0 | |
|----|------|--------|-------|-------|------|----|
| | Step | Instru | ction | | Deci | im |
| C | 0000 | LD | X10 | | | |
| 0 | 0001 | MOV | | Γ- | | |
| C | 0002 | K30 | | L | | |
| C | 0003 | | D0 | | | |

al "30" is converted into binary code, and is entered into D0. * The constants handled by PU or GPP become binary numbers inside the sequencer.

| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | |
|---------|----|----|----|---|---|---|---|---|
| 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | Content of D0 (Data registration consists of 16 bits) |

16 + 8 + 4 + 2 = 30



MELSEG-K

5.4 Application Instructions

5.4.1 Application Instruction

| | | | Instruction | | Data register used and purposes | | | | | | | |
|-----|---|------|-------------|-----|----------------------------------|-----|--|---|-----------------------------|---|--|--|
| No. | Name of function | No. | Instructio | on | D110 | * | D111 | * | D112 | * | | |
| 1 | 8-Bit data association | F110 | 0 OUT F110 | | Lower 8-bit D No. | 1 | Upper 8-bit | | | | | |
| ' | o-bit data association | | | | Associated D No. | ' | D No. | | | | | |
| 2 | 16-bit data dissociation | F111 | OUT F1 | 11 | D No. before dissociation | 1 | Upper 8-bit | | | | | |
| - | | | | | Lower 8-bit D No. | • | D No. | · | | | | |
| 3 | 16-bit dataAND | F112 | OUT F1 | 12 | D No. | 1 | D No. | | | | | |
| 3 | | 1112 | | 12 | Operated result D No. | • | D NO. | | | | | |
| 4 | 16-bit data OR | F113 | OUT F1 | 112 | D No. | . 1 | D No. | | | | | |
| - | | | | | Operated result D No. | • | D NO. | | | | | |
| 5 | Batch shift of M | F114 | OUT F1 | 114 | Head No. of M | 1 | Number of bits | 1 | Shift direction | I | | |
| 6 | Batch shift of D | F115 | OUT F1 | 115 | Head No. of D | 1 | Number of registers | 1 | Shift direction | ł | | |
| 7 | Batch reset of D | F116 | OUT F1 | 116 | Head No. of D | I | Number of registers | 1 | | | | |
| 8 | Indirect reading of T,C,D | F117 | OUT F1 | 117 | T, C, D No. | I | Contents read | 0 | | | | |
| 9 | Indirect writing of T, C, D | F118 | OUT F1 | 118 | T, C, D No. | 1 | Data written | 1 | | | | |
| 10 | Y → D Data transfer | F119 | OUT F1 | 119 | Y No. and number of digits | 1 | D No. trans- ferred | 1 | | | | |
| 11 | 4 ↔16 Decode/encode | F108 | OUT F1 | 108 | Data | 1 | Decode or encode | 1 | Result of decode/ encode | o | | |
| 12 | 16-bit check | F109 | OUT F1 | 109 | Check data | I | Cumulated bits | 0 | | | | |
| 13 | Data inversion | F100 | OUT F1 | 100 | D No. | 1 | | | | | | |
| | High-speed processing pro- gram call instruction | | SET F1 | 126 | D123 | | D126 | | | | | |
| 14 | High-speed processing pro- gram return instruction | F126 | RST F1 | 126 | High-speed program head step No. | 1 | High-speed pro- gram head step No. | | | | | |

* { "I" shows the data to be prepared before execution of application instruction. "O" shows the resultant data after execution of application instruction.

Note: D No. shown in the above list is data register No. ($0 \sim 95$) for operand. Arithmetic operation is actually performed with the specified data register.

56 _____



5.4.2 Functions and practical use of application instructions

8-bit data association

When AND or OR operation is performed with 16-bit data in the standard K series CPU, only plus integer ranging from 0 to 9999 can be specified. When the additional function is used, however, 16-bit data can be formed as follows:

5.4.2.1 Functions

Function No. F110





Fig. 5.4.2.1 Data association

Note: D (D110) indicates the contents of the data register specified by D110.

- (1) When D No. storing lower (low-order) 8-bit data to be added with counterpart and other D No. storing higher 8-bit data are set in D110 and D111 respectively, and F111 is executed, the resultant 16-bit data is placed in Dn (D110).
- (2) The content in Dm (D111) do not change. The resultant data is placed in Dn.
- (3) The data to which another data is associated, may be either BCD 2-digit data, or binary 8bit data.
- (4) When the newly formed binary 16-bit data is larger than 9999 and BCD instruction is executed, "RUN" display flickers. No substantial problem is caused by data exceeding 9999 as far as BCD instruction is not executed. However, monitor data by PU or GPP cannot be normally displayed.





5.4.3 16-bit data dissociation

The result from AND or Or with 16-bit data is divided into one pair of 8-bit data when this function is used.

5.4.3.1 Functions




Fig. 5.4.3.1 Data dissociation

- (1) When D No. (Dn) storing 16-bit data to be dissociated is entered in D110 and D No. in which upper 8-bit data is placed after the dissociation is entered in D111, and F111 is executed, the dissociated two data are placed in Dm (D111) and Dn (D110).
- (2) The data to be dissociated may be binary 16-bit data or BCD 4-digit data.

5.4.3.2 Circuit applications

Ex.: Content (BCD 4-digit data) of D5 are divided into two-digit BCD data, and placed in D5 and D20 separately.




Fig. 5.4.3.2 Data Dissociation Circuit

5.4.4 16-bit data AND operation

Each bit-to-bit AND operation is performed between two data registers.

MELSER-K

5.4.4.1 Functions

Function No.: F112




Fig. 5.4.4.1 16-bit data AND operation

5.4.4.2 Circuit applications

Ex.: The third digit of BCD 4-digit data of D10 should be masked with "0". When D10 is "1 2 3 4", for example,




Fig. 5.4.4.2 AND Operation Circuit





5.4.5 16-bit data OR operation

Each bit-to-bit OR operation is performed between two data registers as follows:

5.4.5.1 Functions

Function No.: F113





5.4.5.2 Circuit applications

1

Ex.: OR operation is performed between D10 and D20 and the result is placed in D10.




Fig. 5.4.5.2 16-bit data OR operation circuit



Note:

5.4.6 Batch shift of temporary memory M

Temporary memory M shift (SFT) instruction available in the standard CPU is of one bit shift instruction, and several steps are required for shift instruction with plural bits. When the function F114 is used, contents of desired number of bits may be batch shifted leftward or rightward from the specified head No. of M.

5.4.6.1 Functions

Function No.: F114

| Head No. of M: | D110 | 0060 | Binary numerals | M may be specified between the range from M0 to M249. If |
|--|--------------|---|--|---|
| Number of bits to be shifted: Shift direction (leftward/rightward) | D111 D112 | 0 0 3 0 0 0 0 0 Leftward shift | Binary numerals 0001 Right ward shift | number of bits specified in D111 exceeds this range, shift is not executed. |

- (1) The head No. of shift register to be formed is placed in D110. The No. should be junior one no matter whether shift is leftward or rightward, and written with binary numerals* in D110.
- (2) The length of shift register, that is, number of bits to be shifted, is written in D111 with binary numerals*.
 - * Writing with binary numerals When decimal numeral "n" is written on PU or GPP in the form of MOV Kn D110,D111, it is automatically converted into binary numerals. However, binary numeral should be used as converting from decimal numeral when head No. and number of bits are specified in BCD code.
- (3) Direction of shift should be specified in D112. When the contents in D112 are "0", the shift is leftward from junior No. to senior No. The shift, however, is rightward from senior No. to junior No. when the contents are "1".
- (4) Circuit composition.




Fig. 5.4.6.1 Shift Register Circuit Composition

61 .



- 1) Shift command should be converted into pulses, otherwise "racing" (shift goes on without interruption although only one pulse is given) might occur.
- 2) When only one shift register is available in a program, it is recommended to enter the data (head No., number of bits, etc.) at start of execution, thereby "B" block may be simplified with only Mn and F114.
- 3) Actual shift register requires, in addition to the circuit shown in Fig. 5.4.6.1, reset circuit and data set circuit. For details, refer to para 5.4.6.2.
- 4) One-bit shift occurs each time when Mn turns on.
- (5) The status of the shift register exemplified in Fig. 5.4.6.1 is as follows:
 - 1) Leftward shift




Fig. 5.4.6.3 Rightward Shift

- a) In leftward as well as rightward shift, the first bit (M60 for leftward shift, and M89 for rightward (shift) is not affected by shifting, and replaced with "0" at all times. If any shift data must be entered, it should be placed after the shifting.
- b) The contents at the final bit of the shift register (M89 for leftward shift, and M60 for rightward shift) is erased due to overflow.
- (6) Any bit "Mn" in the shift register may be set or reset with set (SET) instruction or reset (RST) instruction.



5.4.6.2 Circuit applications


(1) Leftward shift register

| | Reset input of shift register | | | . 1 | _ |
|---|-------------------------------|-----|-----------|------------------|--|
| Α | | PLS | M15 | ┝╌┥ | Reset input signal is converted into pulse. |
| в | M15 MOV | К0 | D33 | \vdash | Batch reset of shift register '0'' is entered in D33, transferred |
| | MOV | D33 | K4 M60 | ┝┥ | to M60 \sim M89 and batch reset. |
| | MOV | D33 | K4 M74 | $\left \right $ | |
| С | Shift pulse input | PLS | M16 | \vdash | Shift input signal is converted into pulse. |
| D | M16 II MOV | K60 | D110 | ┠─┥ | Register head No. is set. |
| | MOV | K30 | D111 |] | Number of bits is set. |
| | MOV | К0 | D112 | ┣┥ | Leftward shift is specified. |
| | | | -(F)- | | Shift is executed. |
| E | Shift data input | PLS | M17 | ⊢┥ | ∖ Shift data is converted into pulse, |
| F | M17 | SET | M60 | ÌН | and entered in the first bit (M60). |
| G | Bit No. 10 set input | PLS | M18 | í∔ | Λ. |
| н | M18 | SET | M70 | i | Bit No. 10 is forcedly set. |
| | Bit No. 23 reset input | PLS | M19 | Ц | |
| J | M19 | RST | M83 | j |)Bit No. 23 is forcedly reset. |
| | | | | - 1 | |

Fig. 5.4.6.4 Leftward Shift Register Circuit

(1) Contents shift from junior M No. to senior M No.

(2) "B" circuit block is for multi-bit batch reset that is accomplished as follows:



In "a", "0" is transferred to $M60 \sim 75$ with MOV D33 K4M60 "0" is transferred to M74 $\sim M89$ with MOV D33 K4M74 in the case of "b".

Total 30 bits may be reset at the same time.

Although no function or instruction is available for batch reset, batch reset can be programmed as shown in Fig. 5.4.6.5.

- (3) The "E" and "F" circuit blocks are for setting of shift data to the fead bit. The setting is accomplished without synchronization with shift pulse, and immediately realized when data is given.
- (4) Any bit in the shift register may be forcedly set or reset with input signal, as the case may be with "G", "H", "I" and "J" circuit blocks.
- (5) It is recommended for prevention of overlap of timing to convert each input signal into pulses, like in "A", "C", "E", "G" or "I" circuit block.
- (6) Timing chart of circuit operation




Fig. 5.4.6.6 Left ward Shift Register Timing Chart



(2) Rightward shift register




Fig. 5.4.6.7 Rightward Shift Register Circuit

(1) Circuit block "D" reads shift data, being synchronized with shift pulses, and sets the head No. of the rightward shift register "M89".

(2) Other functions and operations are the same as those of the leftward shift register.




Fig. 5.4.6.8 Rightward Shift Register Timing Chart

5.4.7 Batch shift of data register D

In order to shift contents in data register of the standard CPU, MOV instruction must be repeated the same time as the number of data to be shifted and therefore a considerable number of steps must be programmed for a large number of data.

When the additional function is used, the data shift may be accomplished only by specifying head No. of data register, length of data (number of bits), and direction of shifting, thus facilitating programming with a short number of steps.

5.4.7.1 Functions

| Function No.: F115 | | | |
|---|------|------------------|-------------------|
| Head No. of register D: | D110 | 0057 | Binary numerals |
| Number of data registers to be shifted: | D111 | 0016 | Binary numerals |
| Direction of shift: (leftward/rightward) | D112 | 0000 Leftward | 0001 Rightward |

Note: Applicable number of register range is from D0 to D95. If number of registers specified by D111 exceeds D95, batch shift becomes impossible.



(1) Shift status





Fig. 5.4.7.1 Batch Shift (Leftward shift)





- (2) The head No. of data register (junior No.) to be shifted should be specified in D110. The head No. should be one with junior No., no matter whether data shift is leftward or rightward, and be "D57" in Fig. 5.4.7.1 and Fig. 5.4.7.2.
- (3) Length of data (words) to be shifted should be specified in D111. When 16 datas are desired to be shifted, for example, "16" is entered in D111. Care should be taken not to enter data over the range at D95 (leftsward shift) or D0 (rightward shift).
- (4) Direction of shift is specified in D112. Leftward 0000

| Leftward | 0000 | Junior No. | |
|-----------|------|------------|--|
| Rightward | 0001 | Senior No. | |

Senior No. Junior No.

- (5) With a shift signal, leftward or rightward batch shift (a group of data is shifted at the same time) occurs once.
- (6) Circuit composition.




Fig. 5.4.7.3 Batch Shift Circuit Composition



- ① In order to prevent racing, be sure to convert shift signal into pulse.
- ② Circuit block "B" may be simplified to only Mn and F114 when one program has only one batch shift) in F115 and three MOV instructions in that block are given at initial time.
- ③ A separate circuit is required to enter data in the register with shift top (D72 in this example).
- ④ Each time shift signal Mn turns on, batch data shift occurs once.
- (5) As the result of data shift, the content of the final data register (D57 for rightward shift in Fig. 5.4.7.2, and D72 for leftward shift in Fig. 5.4.7.1) are judged as in circuit block "C" and the judged result (M150, 151) may be used in a sequential control system.
- (7) The shift head register content becomes "0", as shown in Fig. 5.4.7.1 and 5.4.7.2 when F115 is executed.

Therefore, the data set mentioned in ③ should be performed at a step coming after the execution of F115.

- (8) The last register content is erased after the execution of F115, due to overflow.
- (9) Contents in the data registers out of shifting range are not affected by batch shifting.



5.4.8 Batch reset of data register D

All consecutive data register contents are cleared to "0".

5.4.8.1 Functions

Function No.: F116

. .

Head No. of register D. D110 0045 Binary numerals

Number of data registers to be reset:

D111 0020 Binary numerals

- Note: Number of data registers ranges from D0 to D95. Batch reset becomes impossible when the number of data registers is out of this range.
- (1) The head No. of data registers to be reset is specified in D110.
- (2) Number (length) of data to be reset is specified in D111.
- (3) When F116 is executed under the above-mentioned conditions (1) and (2), all the contents in the data registers up to 20wds. from D45 (D45 \sim D64) are cleared to "0".

5.4.8.2 Circuit applications




Fig. 5.4.8.2 Data Register Batch Reset Circuit

(1) Reset input signal should be converted into pulse signal at all times.

- (2) The register D not backed up (latched) for power failure is automatically reset when the programmable controller is turned on or CPU "RESET" switch is operated.
- (3) The functions may be used to reset the register D backed up for power failure.



5.4.9 Indirect reading of T,C,D (Timer, Counter, Register D)

When temporary values of timer (T) or counter (C), or contents of register (D) are read in the standard CPU, each one circuit must be programmed for each No. to be read.

On the contrary, desired current values or contents can be readily read with this additional function, only by specifying No. of T, C or D and executing this function (F117).

Therefore, the use of F117 is very advantageous when externally display or determination is desired for reading of current values or contents of T, C or D because the circuit may be simplified.

5.4.9.1 Functions

Function No.: F117

No. of T, C or D:

D110 0/1064 Binary numerals T,C,D No. Specify T, C or D 0: T, C 1: D

Contents read:

D111 9876

Note: T or C No. should be within a range from 0 to 127, and D within a range from 0 to 95. F117 may not be realized when No. out of this range is specified.

(1) Desired No. of T, C or D is binary specified in D110. When timer or counter temporary value is read, the 4th digit is filled with "0" (decimal numeral).

The 4 th digit is filled with "1" when register contnts is read.

Ex.: 0 0 6 4 T64 or C64

1064 D64

(2) When F117 12 executed, the temporary value or content of specified No. is read out in D111. It should be noted that timer/counter is of binary, or BCD or bit pattern.



5.4.10 Indirect writing of T, C, D

With this fuction, temporary values of timer (T), counter (C) or register (D) contents are written with the No. of timer of register specified.

The indirect writing is mainly used to change content of register D, and utilizing this, it may be usable to change set values of T, C.

Although temporary values of timer (T) or counter (C) may be changed be using this function, it is recommended to change the temporary values by usual program edition.


It should be noted that T, C set value with Kn has been written at programming steps and therefore may not be changed with this function.

To change T, C set value, Dn should be specified for set value and the content of Dn should be changed with this function.

5.4.10.1 Functions

Function No.: F118

Function No.:



Note: T, C No. should be specified within a range from 0 to 127 and D No. should be specified within a range from 0 to 95. If specified No. is out of the range, F118 cannot be executed.

Data to be written:

D111 5432 Binary numerals

- (1) T, C or D No. is entered in D110 with binary numerals. Numerals ranging from 0 to 127 may be used for T, C No. and numerals added with "1000", ranging from 1000 to 1095, may be used for D No.
- (2) Data is written in D111 with binary numerals.
- (3) The data entered in D111 is written to the T, C or D No. specified in D110 when F118 is executed.



5.4.11 Data transference from Y to D

Although the standard CPU permits data transference from D to Y, reverse data transference from Y to D is impossible. 16-bit ON-OFF (L-H) status of Y, grouped for each four bits, can be transferred to the specified D when this function is executed.

The function may be used to check bit pattern (ON-OFF status) output from Y against the standard bit pattern, or to latch bit pattern in D in case of power failure.

5.4.11.1 Functions

| Function No.: | F119 | | |
|------------------------|-------------------------|---|---|
| Y No. and digits: | D110 | n 0 Y.No. | _ · |
| | | | Head No. of Y:refer to Table 5.4.11.1 To be "0" at all times |
| | | L | - Number of digits: $1 \sim 4$ |
| D No. to be transferre | ed: D111 | 1 D. No. | Binary numerals |
| | | ↑ • • • • • • • • • • • • • • • • • • • | D No.: 000 ~ 095 |
| | | | D is specified here. To be "1" at all times. |
| (1) D110 can be set u | up to as follows: | | |
| () n : Nu | mber of 4-bit gro | oups 1~4 | Note: D should be within a range |
| | Number of bit groups | Total number of bits | from 0 to 95. If D is out of this range, |
| [| 1 | 4 | F119 cannot be executed. |
| | 2 | 8 | |
| Γ | 3 | 12 | |

(2) 0 : To be "0" at all times.

(3) Y. No.:

4

Head No. of Y

refer to Table 5.4.11

a) Y No. should be the head No. of 16-bit group, and expressed in decimal notation, as shown in Table 5.4.11.1.



Table 5.4.11.1 Y No. and Applicable Code

| Y No. | Code |
|-------|------|
| 020 | 02 |
| 030 | 03 |
| 080 | 08 |
| 090 | 09 |
| 0A0 | 10 |
| 0B0 | 11 |
| 000 | 12 |
| 0D0 | 13 |
| 0E0 | 14 |
| 0F0 | 15 |

- b) The head No. of Y is the head No. of 16-bit group. Therefore, transference of partial bits, such as 4-bits from "028", is impossible.
- c) Example of setting of D110.

Con

| Content of D110 | Area of which data can be transferred | Bits |
|-----------------|--|------|
| 1011 | Y0B0 ~ 0B3 | 4 |
| 4014 | YE0~YEY | 16 |

(2) D111 is used to specify No. of D to which contents of Y (4 bits \sim 16 bits) are transferred, and filled with D No. plus "1000".

| Ex.: | D 0 | 1000 |
|------|-----|------|
| | D39 | 1039 |
| | D74 | 1074 |

(3) Even when transferred data contents are of $4 \sim 12$ bits, one register D should be used.

5.4.11.2 Circuit applications

As an example of the function F119, a circuit that permits checking of bit pattern with 12 bits starting from Y20 against the standard bit pattern is described here. The description also includes checking of 8-bit pattern from Y30, and how to form the standard bit pattern. Number of bits and destination of transference are also exemplified in this paragraph.



Y2B 2A 2048 1024 512 Ī ÷ 256 + 128+ ᆂ

(2) When 8-bit contents from Y30 are transferred to D24

| Y37 [.] | 36 | 35 | 34 | 33 | 32 | 31 | 30 | |
|------------------|---------|----|-------------------|-------------|----|-------------|----|---|
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | |
| 128 ↓ 128 | 64 + | 1 | 16 ↓ ⊦ 16 + | 8 ↓ 8 | 4+ | 2 ↓ 2 | 1 | = |

MELSEG-K

When K1419 for Y20, or K186 for Y30, is entered to the specified D by using MOV instruction, the bit pattern in the D becomes as shown above and the standard pattern can be obtained.




Fig. 5.4.11.2 Y → D Data Transfer Circuit



1

5.4.12 4 --- 16 Decode/encode

Decode means that 4-bit binary numerals are converted into 16-bit pattern. On the contrary, encode means that 16-bit pattern is converted into 4-bit binary numerals.

The decode function includes transference of converted 16-bit pattern to M, thereby M is used as control means. With this function, 1-bit in 16 bits is identified, and converted into binary numerals, thereby significant bit position is found.

The encode function may be used to identify step No. of counter, or shift position in 1-bit shift register.

5.4.12.1 Functions


Function No.: F108

| Data to be decoded or encoded: | D110 | n | Decode |
|--------------------------------|-------|-------------------------------|---|
| | · · · | Lower 4 bits are in decoding. | e effective and upper 12 bits are ignored |
| | | 00100 | Encode |
| | | Only one "1" (coding. | H) bit exists in 16 bits in the case of en- |
| Decode/encode designation: | D111 | 0000 | Decode |
| | | 0001 | Encode |
| Decode/encode result: | D112 | 00100 | Decode |
| | | Only one "1" b | it exists in 16 bits in the case of decoding. |
| | • | 000n | Encode |
| | | In anading bi | position is specified in lower four hits |

iing, Dit j Upper digits are filled all with "0".

(1) The data to be decoded or encoded is stored in D110.

a) In decoding, only lower four bits (0 \sim 15 in decimal notation) are effective, and converted into bit pattern to be stored in D112.



(3) Decoded or encoded result is stored in D112.

a) Decode


Lower 4-bit Data to be decoded D111 binary numeral Upper 12 bits are Decode ignored Decoded result D112 0...010....0 **Bits pattern**

b) Encode

Data to be encoded D

D110

D112



Bits pattern

Lower 4 bits are binary numerals

Encoded result All upper 12 bits turn to "0".


(4) Decoded/encoded result

| ENCODE | | | D | 112 | | | Ļ | | | | <u> </u> | | | [| 0110 |) | | | | | | |
|------------|----|------|---|-----|-----|----------|----|----|----|----|----------|-----|---|----|------|---|----|----|---|---|-----|----------|
| DECODE | | ÷.1 | D | 110 | - | | | | | | | - | | (| 0112 | 2 | | | | | | |
| | | 15~4 | 3 | 2 | 1 | Bit 0 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 - | Bit 0 |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| * <u>-</u> | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0. | 0 | Ó | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1. | 0 |
| | 2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| | 3 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | đ | 0 |
| | 4 | 0 | 0 | 1 | Q | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1. | 0 | 0 | 0 | 0 |
| | 5 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| | 6 | 0 | 0 | 1 | - 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Ó | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 7 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 8 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 9 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 10 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | - 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 11 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | .0 | 0 | 0 | 0 | 0 |
| | 12 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0. | 0 | 0 | -0 | 0 | 0 | 0 | 0 | 0 |
| • . | 13 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 14 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 0 | 1 | 1 | . 1 | 1 | .1 | 0 | .0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

a) In decoding, upper 12 bits of the data (D110) to be decoded are ignored.

b) In encoding, all upper 12 bits of the encoded result (D112) turn to "0".

(5) Circuit composition






5.4.12.2 Circuit applications

(1) Decode circuit

In this example, numerical data are taken from computer or N/C unit and converted into bit pattern for sequential control.



MELSEE-K

Fig. 5.4.12.3 Decode Circuit Composition

(2) Encode circuit

The example is that control command is changed by significant bit position where counter (1-bit data shift register) is on.

Counter:M130 \sim 14516 bitsBit position: $3 \sim 6$ A control $7 \sim 11$ B control $12 \sim 15$ C control




Fig. 5.4.12.4 Encode Circuit Composition



In this circuit, D112 is directly used for comparison. When D112 is used in any other circuit, M40 \sim M42 should be self-held, or D112 contents should be transferred to Dm for comparison.

5.4.13 16-bit check

This function is used to check and examine how many "1" (ON) bits exist in 16 bits of one register.

Practical application example of the function is that number of stored goods can be identified when flow of goods is traced in conveyor or any transfer, or material handling control system by making use of shift register functions, or the case where how many outputs are in ON within a certain range of output Y is examined.

5.4.13.1 Functions

| Function No.: | F109 | |
|----------------------------|------|----------|
| Check data: | D110 | · |
| Cumulative number of bits: | D111 | 0 0 0 n |
| | | ↑ |

Cumulative number of bits ... binary numeral $(0 \sim 16)$

- (1) Check data (how many bits of which are in ON is to be identified) are entered in D110.
- (2) When F109 is executed, total number of bits in ON is stored in the lower four bits of D111 in the form of binary code and all upper 12 bits turn to "0".
- (3) Circuit composition




Fig. 5.4.13.1 16-bit Check Circuit Composition



5.4.13.2 Circuit applications

(1) Checking of number of bits "1" (ON) in shift register

This application example is used when number of goods in a conveyor line must be numerically displayed, for example.

Shift register Ex.:

M50 ~ M81 Y80 ~ Y87 **Display unit**

32 bits **Decimal 2 digits**




Fig. 5.4.13.2 Display of Number of Bits "1" in Shift Register

In the example shown in Fig. 5.4.13.2, number of stocked goods is numerically displayed. However, this circuit may be used for other control, such as quantitative comprison or definition of quantitative range of stored goods, by using instructions (>, <, =).

(2) Checking of number of bits "1" (ON) of output Y

Output

In this example, number of bits being in "1" in output Y (4 bits) is checked. This application example may be actually employed for error detection.

12 bits

Ex.:

 $Y20 \sim 2B$

Error exists when number of bits "1" is larger than 9 bits.





Fig. 5.4.13.3 Checking of Number of Bits "1" of Output Y



5.4.14 Data inversion

With this function, the contents in the specified data register are inversed, that is, "1"'s complement is obtained.

5.4.14.1 Functions





5.4.14.2 Circuit applications

Ex.: Since the subtracted result is obtained as "2"'s complement when the result is minus, it must be changed to absolute value as follows:

When (D10) - (D20) is equal to (D10), for example,






Fig. 5.4.14.2 Data Inversion Circuit



5.4.15 Functions and practical use of high-speed processing instructions

The high-speed processing instructions are that a program component required to high-speed processing is picked up, and high frequently executed several time as subroutine during execution of the main program at low speed, thus the executing time can be apparently shortened.

5.4.15.1 High-speed processing instructions and application data registers

| (1) SET F126 | : | High-speed program call instruction |
|--------------|---|---|
| (2) RST F126 | : | High-speed program return instruction |
| (3) D126 | : | Register for storing of high-speed processing program head step No. (when 10mS timer is used) |
| (4) D123 | : | Register for storing of high-speed processing program head step No. (when call instruction is used) |

5.4.15.2 Circuit applications

The circuit shown below is an example of practical application of the high-speed processing instructions, where it is intended to minimize timing error when Y20 and Y21 turn off.





Fig. 5.4.15.1 High-speed Processing Circuit

- (1) In order to minimize timing error at the time Y20, Y21 turn off, only Y20/Y21 reset circuit is programmed for high-speed processing.
- (2) At the head of the low-speed program, the head step No. "m" of high-speed program component should be placed in D123, as shown in Fig. 5.4.15.1.
- (3) For example, high-speed processing call instruction F126 should be inserted with suitable step internal, like 6mS.
- (4) At the end of the low-speed processing program, CJ instruction should be inserted without fail and program sequence should be jumped to the step with END instruction.
- (5) At the end of the high-speed processing instruction, return instruction F126 should be inserted without fail.
- (6) END instruction should come next to the return instruction. This means that the high-speed processing program should be inserted before the END instruction.
- (7) Program execution flow chart and execution time



Note 1: When scanning time exceeds 100mS, WDT error occurs.

h-K

Fig. 5.4.15.2 Program excution flow chart and excution time (when used Call instruction.)



5.4.15.3 Program for 10mS high-precision timer

96 timers (100mS), T0 \sim T95, and 32 timers (10mS), T96 \sim T127, are incorporated in MEL-SEC-KOJ1U.

Fig. 5.4.16.3 shows an example of circuit used in programming for 10mS precision timers.




Fig. 5.4.15.3 Circuit for Programming with 10mS Timers

- (1) When 10mS timer is used, the high-speed program head step No. "m" should be entered in D126 without fail.
- (2) CJ instruction should be inserted at the end of low-speed program to let the program sequence jump to the step with END instruction.
- (3) Return instruction RST F126 should be inserted at the end of high-speed program.
- (4) Coil of 100mS timer (T0 \sim T95) should be inserted in the low-speed program, and coil of 10mS timer (T96 \sim T127) in the high-speed program.



Fig. 5.4.15.4 shows an example of execution flow chart and execution time, where the low-speed program has about 1000 steps and the high-speed program has 33 steps (same as the example shown in above mentioned (7) of 5.4.15.2).

In this example, execution times are 30mS and 1mS for low-speed program and high-speed program respectively.




Fig. 5.4.15.4 Program Execution Flow Chart and Execution Time (When used with 10mS timer)

(6) High-speed timer function may be associated with call instruction SET function F126. When the both functions are used at the same time, high-speed program head step No. "m" should be entered in D126 as well as D123.

In the case where the example in Fig. 5.4.15.2 combined with the example in Fig. 5.4.15.4, the high-speed program is called 8 times and the scanning time is 38mS.

5.4.16 Programming error display

The following two types of error check are available in the programming related to high-speed program.

When error is found, "RUN" display flickers.

(1) High-speed program time over (Error No.: 5030) If execution time exceeds 10mS in high-speed processing (timer 10mS is used), the time over error occurs.

The high-speed processing should be executed within 10mS.

(2) Programming error (Error No.: 5031)

This error occurs when CJ Kn, RST F126 shown in Fig. 5.4.15.1 and 5.4.15.3 are not entered.

Note: Error No. may be verified in test mode of PU and GPP.



5.4.17 Scan time restriction


The check time of arithmetic operation watchdog timer (WDT) of KOJ1U is 0.1 second. The CPU resets the WDT after END instruction. When scan time exceeds 0.1 second, WDT error occurs and all outputs are turned off by hardware.

Scan time (Ts) = instruction execution time (T1) + peripheral unit intervention time (T2) (Max. 10mS)


• Example of maximum instruction execution time

Max. instruction execution time = 100ms - 10mS = 90mS "
(T2)

• Instruction execution time measuring method



1. Add the following program to the prepared program.



- 2. When the sequencer is run, Y20 to Y27 displays are indicated with $0 \sim 255 \sim 0$. Therefore, measure the time T, i.e. from when Y20 to Y27 are all turned off to when they are all turned on again.
- 3. Overall instruction execution time (T1)

T1 = T/256



5.4.18 List of arithmetic operation processing time

Sequence instruction


| Instruction | Condi | ition | Time (µS) | Instruction | Con | dition | | Time (µS) |
|-------------|---------------|----------|-----------|-------------|---------------|----------------|-------|-----------|
| LD | X, Y | | 5.6 | ANB | - | | | 5.6 |
| | M,T,C,F | | | ORB | - | | | 5.6 |
| | X, Y | | | MC | | | 84 | |
| LDI | M,T,C,F | | | MCR | | | | 79 |
| | X, Y . | | | NOP | - | | | 5.6 |
| AND | M,T,C,F | | | END | - | | | 170 |
| ANI | X, Y | | | | Non | Non execution | | |
| | M,T,C,F | | | OUT.T | | Not add | ded | 103 |
| OR | Х, Ү | | | | Execution | After ti | me-up | 90 |
| | M,T,C,F | | | | Execution | Added | К | 130 |
| ORI | X, Y | | | | | Added | D | 120 |
| | M,T,C,F | | | OUT.C | Non | executio | 1 | 90 |
| ουτ | м | | | | Execution | Not added | | 90 |
| | Y | | <u> </u> | | | After count-up | | 90 |
| OUT | Non exe | cution | 81 | | | Add K | К | 100 |
| F0 ~ 99 | Executio | on | 260 | | | Add | D | 100 |
| SET, Y | Non exe | cution | 5.6 | CJ | Non execution | | | 83 |
| 361,1 | Execution | | | | Execution | | | 120 |
| SET, M | Non exe | cution | | | | | | . • . |
| 021,1 | Execution | | <u> </u> | | | | | |
| SET | Non exe | cution | 77 | | | | | |
| F0 ~ F99 | Executio | on - | 260 | | | - 1 | | |
| | Non execution | | 78 | | | | | |
| F | Executio | on | 83 | | | • | | |
| RST Y | Non exe | | 78 | | | | | |
| | Executio | on . | 93 | | | • | | |
| RST C | Non exe | | 78 | | | | | |
| | Executio | | 95 . | | | | | |
| SFT M | Non exe | | 82 | | | | | |
| | Executio | | 82 | | | | | |
| | Non exe | cution | 82 | | | | | |
| PLS M | Execu- | 1st scan | 87 | | | | | |
| | tion | 2nd scan | 88 | | | | | • |



Data instruction

| Instruction | Condition | Time (µS) |
|------------------|---------------|-----------|
| Data instruction | Non execution | 83 |

| -11{ | MOV | S D |
|------|-----|-----------|
| S | D | TIME (µS) |
| к | D | 150 |
| D | D | 190 |
| Τ- | - D | 180 |
| С | D | 180 |
| X | D | 480 |
| M | D | 440 |
| D | Т | 190 |
| D | C. | 200 |
| D | Y | 500 |
| D | M | 630 |



| Instruction | S | D | Time (μS) |
|-------------|---|---|-----------|
| | K | D | 180 |
| | D | D | |
| | K | D | |
| | D | D | |
| · | D | D | |
| . = | D | D | ¥ |

| BCD S D | | | | | |
|-------------|---|----|-----------|--|--|
| Instruction | S | D. | Time (µS) | | |
| | D | D | 660 | | |
| BCD | Т | D | 660 | | |
| | С | D | 660 | | |
| BIN | D | D | 290 | | |
| | X | D | 660 | | |

| ∳ 1 | +, () | S | D | |
|------------|-------|----------|----------|--|
| • | | <u> </u> | <u> </u> | |

| Instruction | S | D | Time (μS) |
|-------------|---|---------|-----------|
| | K | D | 100 |
| + | D | D | 180 |
| | κ | 1.1.1.D | 1.00 |
| | D | D | 180 |

Application instruction

...

| Ins. code | Content | | Time (mS) | Ins. code | Conte | ent | Time (mS) |
|-----------|---------------------|----------|-----------|-----------|---|-------------|-----------|
| · E100 | 4 10 | Decode | 0.14 | | Detah | 10 data | 0.33 |
| F108 | 4 ↔ 16 | Encode | 0.16 | F116 | Batch | 30 data | 0.56 |
| F109 | 16-bit o | check | 0.33 | | reset of D | 90 data | 1.3 |
| | Detah | 10 bits | 0.30 | F117 | Indirect read | ing T,C,D | 0.25 |
| F114 | Batch shift of M | 100 bits | 1.2 | F118 | Indirect writing of T,C,D $Y \rightarrow D$ data transfer | | 0.27 |
| | SHITE OF M | 200 bits | 2.1 | F119 | | | 0.66 |
| | Distrib | 5 data | 0.31 | F100 | 16-bit data | inversion | 0.13 |
| F115 | Batch | 10 data | 0.48 | F110 | 8-bit data as | sociation | 0.19 |
| | shift of D | 50 data | 1.0 | F111 | 16-bit data d | issociation | 0.19 |
| | | | | F112 | 16-bit dat | a AND | 0.21 |
| | | | | F113 | 16-bit da | ta OR | 0.21 |


| 6. | PROC | GRAMMING UNIT | 88~93 |
|----|------|---|-------------|
| | 6.1 | Explanation of Programming Unit Functions | 89 |
| | 6.2 | List of Operations | <i>.</i> 91 |
| | 6.3 | Error Messages and Corrective Actions | 92 |

t ... 3 6.4



6. PROGRAMMING UNIT

6.1 Explanation of Programming Unit Functions (K7PUE)





3 MODE KEYS

| | Operation mode | Functions and Applications |
|---|---|--|
| | READ (RD) | Read-out of the programs written into the memory and step number search by instructions or input/output number are possible. This is used for check of the memory contents. |
| | WRITE (WR) | Writting of programs, timer and counter set values, etc. into the memory and consecutive writing of NOP instructions are possible. This is used for program writing and changes. |
| | INSERT/DELETE (IN/DL) | All programs from the set step number on are shifted down by one step, and the newly set instruction is inserted at the position of the step number. Otherwise, all programs from the set step number + 1 on are shifted up by 1 step and the instruction which was at the set step number is deleted. This is used for program additions and deletions. |
| • | MONITOR (MNT) | The ON, OFF status of X, Y, M, T, C, F, and K, the temporary value of timers and counters, and the countent of D can be monitored. This is used for check of the operation status. |
| | TEST (TST) | Forced output and latch of Y, set and reset of M and F, reset of T and C temporary value and contact, and reset of the content of D can be executed. Error generation step number read- out at the time of abnormal code error occurance is also possible. This is used at the time of test, at the time of inspection, and operation rise, etc. |
| 4 | Key name | Functions and applications |
| | POWER ON (PW ON) | These keys are used to turn on and off the program unit power control section. |
| | POWER OFF (PW OFF) | The CPU power cannot be turned on and off by these keys. |
| | | |
| | SET (INT = Set the initial step No.) | This key is used to declare the setting of initial step number. |
| | | This key is used to declare the setting of initial step number. This key is used to clear set content and display. It does not have influence on CPU program. This key is used to confirm ready status after power turns on and to re-execute operation in the case of key operation errors. |
| | initial step No.) | This key is used to clear set content and display. It does not have influence on CPU program, This key is used to confirm ready status after power turns on and to re-execute operation in the |

| Device | | Nomenclature | | | | | |
|--------|--|--------------------|---|---|---|---|--|
| X | Input signal | Example X | 1 | 0 | | | |
| Y | Output signal Latch, analog time r | V O | 2 | 0 | | | |
| M | Temporary memory | M 1 | 2 | 3 | | | |
| T | Timer | 丁 1 | 6 | | | | |
| C | Counter | C 3 | 2 | | | | |
| D | Data register | 01 | 8 | | | | |
| F | External failure memory | F 5 | 5 | | | | |
| K | (1) Constant (2) Digit number | Example K 1 K 4 | 2 | 3 | 2 | 0 | |
| | (3) MC, MCR number | K 1 | 2 | | | | |



6.2 List of Operations

| | Mode | Operation | | | | |
|---|---|--|--|--|--|--|
| | READ Mode to read the memory of sequ | iencer CPU | | | | |
| | Program read-out with step number designation | Step No. [RD [INT]] [STP(+)] | | | | |
| 1 | Step number read-out with instruction or instruction and input/output number designation | RD [Ins. key] [STP(+)] | | | | |
| | Search of step number and used instruc- tion with input/output number designa- tion | RD [I/O No.] [STP(+)] | | | | |
| | WRITE Mode for writing new program in | to RAM memory or for altering program partially. | | | | |
| | All clear (All programs written in RAM memory are cleared) | Memory final step | | | | |
| | Writing of sequence instruction | WR INT 0 STP(+) Ins.key SPT(+) | | | | |
| 2 | Writing of data instruction | WR INT Step No. STP(+) Data ins. STP(+) Data ins. STP(+) Data ins. STP(+) | | | | |
| | Alteration of program | RD INT Step No. STP(+) WR Ins.key STP(+) | | | | |
| | Consecutive writing of NOP instructions | | | | | |
| | INSERT/DELETE Mode to add and dele programs. | te programs to and from RAM memory in order to change | | | | |
| 3 | Program insertion | RD INT Step No. STP(+) IN/DL Ins.key STP(+) | | | | |
| | Program deletion | RD [INT] Step No. [STP(+)] [IN/DL] [STP(+)] | | | | |
| | MONITOR Mode for monitoring the ope | ration status of the sequencer. | | | | |
| | On-off status of X, Y, M, F, MC K | MNT [//O No.] STP(+) | | | | |
| 4 | On-off status of T, C temporary values and contact | MNT T/C No. STP(+) | | | | |
| | Monitoring of D | [MNT] [D No.] [STP(+)] | | | | |
| | TEST Mode to easily perform test of seq device. | uencer alone or test of sequencer connected with controllled | | | | |
| | ON Forced ON, OFF of output Y | TST Y No. STP(+) | | | | |
| | OFF | TST Y/No. STP() | | | | |
| 5 | M and F set | TST M/F No. STP(+) | | | | |
| | Reset | TST M/F No. STP(-) | | | | |
| | T, C and D reset | TST T/C/D No. (STP(-)) | | | | |
| | Reading of error occurrence step number at the time of abnormal code generation | K STP(+) | | | | |
| | | en e | | | | |



6.3 Error Messages and Corrective Actions


| No. | Message | Message Contents | Corrective Action | | |
|-----|----------------|--|---|--|--|
| 1 | CANT FIND | Search was executed at the time of program search, but the searched number could not be found. (This is not an error.) | Since this is not an error, the next operation can be executed. After stopping the CPU, execute the operation again. If the opera- tion cannot be made, press the RESET. | | |
| 2 | CANT OPE. | Operations of write and insert/delete and not possible during RUN of CPU switch to reset the CPU. Writing during RUN can be made by changing initialization. | | | |
| 3 | CJ STEP ERR. | In WRITE or INSERT mode (1) Jump destination step number of a CJ instruction is smaller than the present step number. (2) Jump destination step number has exceeded the max. step number of CPU (1023, 2047, 4095). (3) Jump destination step number has exceeded the max. step numb | Press the WRITE or INSERT mode key again, and set jump de- stination step number again or alter program. | | |
| 4 | DUAL COIL ERR. | The same coil has been set in WRITE or IN- SERT mode. In this case, only program writ- ing is executed. | Write a correct program. (Even if the same coil is set, error message may not be displayed sometimes.) When correct, proceed with writ- ing operation. | | |
| 5 | INS. CODE ERR. | Conversion to an instruction is not possible, because of a wrong machine code. | Rewrite the correct instruction in WRITE mode. | | |
| 6 | INS. SET ERR. | In WRITE or INSERT mode (1) Combination of instruction and input/ output number is wrong. (2) The 2nd or 3rd word is not written when 2-word or 3-word instruction is written. | Press the WRITE or INSERT mode key again and set the inst- ruction again with instruction key. | | |




| No. | Message | Message Contents | Corrective Action | | |
|-----|----------------|--|--|--|--|
| 7 | IO SET ERR. | Input/output number which cannot be set has been set. | Set the input/output number which is within correct range. | | |
| 8 | IONO OVER ERR. | The set input/output number exceeds the maximum number. | Set the input/output number which is within correct range. | | |
| 9 | MODE SET ERR. | A key other than the CLEAR key has been operated without selecting a mode key. | First select an operation mode with a mode key. | | |
| 10 | OPE. ERR. | Operation other than those listed in 6.2 has been set. | Restart setting from the pressing of the INT key. | | |
| 11 | RDY | This is not an error message and displayed in normal conditions. (1) The POWER ON key has been pressed and the control power of PU has been turned on. (2) The CLEAR key has been pressed. | When RDY is displayed, proceed with the operation as desired. When RDY is not displayed with the operations described at left. (1) Press the POWER OFF key and then press the POWER ON key again. If RDY is not displayed after aforementioned operation, the hardware is defective. (2) Possible cause is the wrong installation of PU. Remove and reinstall the PU. | | |
| 12 | STEP OVER ERR. | The step number is larger than the maximum step number. | Press the INT key and set a cor- rect step number. | | |
| 13 | WR. ERR. | A program cannot be written into memory. (Although program has been written, the results of automatic check shows no coin- cidence.) | Check if RAM is mounted. Check if P-ROM is mounted. Check if RAM is fitted to socket properly. If the error is displayed again after rewriting, possible cause is the failure of RAM. Therefore, change RAM. | | |

MELSEG-K

7. OPERATING PROCEDURE





- position.
- Make sure that the RUN LED is lit. If the RUN LED flickers, something is wrong. In this case, check the following: Program not provided with END
 - instruction Mistake in selecting between ROM
 - and RAM
 - Abnormal program, etc.


💓 💓 RUN

POWER

.....

STOP





8. INSTALLATION AND WIRING

| 8. | INST | TALLATION AND WIRING | 98 ~ 104 |
|----|------|--|----------|
| | 8.1 | Instructions for Installing Locations | 99 |
| | 8.2 | External Dimensions | 100 |
| | | 8.2.1 Mounting dimensions | 100 |
| | 8.3 | Panel Mounting Dimensions | 101 |
| | 8.4 | Panel Wiring | 103 |
| | 8.5 | Measure against "Thunder" Power Surge when AC Power Supply is used | 104 |

8. INSTALLATION AND WIRING



8. INSTALLATION AND WIRING

8.1 Instructions for Installing Location

The KOJ1U has excellent durability against severe environmental conditions as well as high reliability.

However, in order to obtain higher reliability as a system, please install the KOJ1U in full consideration of the following:

Avoid installation at the locations described below.

- (1) When the KOJ1JU is installed at locations or within panels where ambient temperature is outside the range of 0°C and 55°C, it is recommended to provide a ventilation fan at top.
- (2) Locations where ambient humidity exceeds 90% RH, and locations where dew condensation takes place due to sudden temperature changes.
- (3) Locations where acceleration exceeds 2 g with vibration at 10 to 55 Hz and amplitude at 0.5 mm, and locations where shock exceeds 10 g.
- (4) Locations where there are particularly a lot of conductive powder such as dust and iron fittings, corrosive gases (acid, alkali), oil mist, salt, and organic solvents.
- (5) Locations exposed to the direct rays of the sun.
- (6) Locations having high electric field or high magnetic field.

8. INSTALLATION AND WIRING

8.2 External Dimensions







Fig. 8.2.1 External Dimensions of Basic Unit











SE

K


Fig. 8.2.2 External dimensions of E56 Extension Unit











MELSEG-K

(4) Door Mounting





The KOJ1U may be mounted horizontally on the bottom surface of operating panel. However, because of poor ventilation and the absence of ventilating hole, temperature may possibly rise to excess. In horizontal mounting, therefore, provide cooling means.




Fig. 8.3.3 Mounting to Extension Base


When the KOJ1U is used together with K65B/K68B extension base, install as shown in Fig. 8.3.3. When the panel door is on the left, the KOJ1U can be mounted on the door, and the extension base on the panel. In this case, cable used is KOJ-62CBL2 in 1000 mm length. In the case of (2) Series Mounting, side mounting may be applied to the basic unit. Horizontal

mounting shown in Fig. 8.3.2 is not applicable to the extension base. Side mounting of input/ output unit, etc. is not possible, either.

8.4


Panel Wiring





POWER

- Noise of larger than 1000 Vpp may possibly be trapped in AC power supply. Therefore, provide a transformer or line filter ahead of the power supply terminals POWER 1 and POWER 2.
- For the wires connected with power supply, use twiested cables of 1.25 mm² to 2 mm². When wiring, keep them at least 200 mm away from high-voltage line and power line.
- Do not utilize POWER 1 and POWER 2 terminals as the junctions with other equipment.
- Wire the FG and LG terminals at grounding resistance of 100 ohms, using dedicated grounding cable (2 mm² or larger cable). The length of grounding cable should be as short as possible. When grounding is impossible, connect the cable to the panel.
- If grounding cable is used also for other equipment or connected with the beam of building, contrary effect is produced and the units may be adversely affected. For this reason, be sure to perform dedicated grounding.




2

FG



8.5 Measures against "Thunder" Power Surge when AC Power Supply is used



- As measures against power surge due to thunder, it is recommended to wire and ground as shown above.
- Select the varistor of surge absorber which will not cause voltage to exceed the maximum allowable value even when line voltage rises to maximum.

ΜΕΜΟ


| · · · · · · · · · · · · · · · · · · · |
|---------------------------------------|
| |
| |
| · · · · |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |

| 9. | STR | UCTURE OF UNIT | 105~110 |
|----|-----|--|---------|
| | 9.1 | Structure of Basic Unit | 106 |
| | 9.2 | Structure of Type 56 Extension Unit | 107 |
| | 9.3 | Structure of Type 32 Extension Unit | |
| | 9.4 | Structure of Extension Power Supply | |
| | 9.5 | Loading and Unloading of I/O Module Terminal Block | 110 |

MELSEC-K


9. STRUCTURE OF UNIT

9.1 Structure of Basic Unit




*1 When extension adaptor is used, this support is utilized. Fit it with attached screws.

*2 When extension adaptor is used, remove the cap (blind cap) located at the bottom of case.









* Power Supply

When DC 24 V current capacity is insufficient for the extension unit, use the power supply unit KOJ1U-PW. In this case, DC 5 V connector is not used. Therefore, connect it with the connector in power supply unit.



MELSEB-K

9.3 Structure of Type 32 Extension Unit




Upper case for Type 32 unit

MELSEG-K

9.4 Structure of Extension Power Supply

When the capacity of power supply built in the basic unit is insufficient, provide extension power supply within the E56 extension unit.



Connector for DC 24 V:
 Connector for DC 5 V:

Connected with specific connector in I/O unit.

(3) Connector for DC 5 V:

5 V to I/O unit. Before installing power supply, be sure to confirm that connectors (2) and (3) are connected with each other.

In the case of extension unit, it is not necessary to supply DC


ELSEG-K

- (4) Connector for power supply: Connected with specific connector in I/O unit.
- * The mounting procedure of extension power supply is identical to that of the basic unit. Refer to 9.1.



9.5 Loading and Unloading of I/O Module Terminal Block

Since the I/O module utilizes a 2-piece type terminal block, it can be loaded or unloaded without disconnecting cables in the terminal block. When the machine screws indicated by arrows are turned clockwise, the terminal block is gradually pushed and then fixed. Conversely, when they are turned counterclockwise, the terminal block is gradually lifted and eventually comes off of itself.



| Terminal Block Specifications | | |
|-----------------------------------|---------------------------------|--|
| Specifications | 2-piece type w/finger protector | |
| Applicale cable rating | 22 AWG ~ 14 AWG | |
| Reference screw tightening torque | 11.2 ± 15% kg.f.cm | |

| 10. N | | ITENAN | CE AND INSPECTION |
|-------|-----|--|---|
| 1 | 0.1 | Periodio | : Maintenance |
| 1 | 0.2 | Checking Procedure during Abnormal Condition | |
| | | 10.2.1 | In case POWER indicator of basic unit is off |
| | | 10.2.2 | In case input signal fails to turn on while input device has turned on113 |
| | | 10.2.3 | In case external output load fails to turn on |
| | | | while output signal has turned on 114 |
| | | 10.2.4 | In case RUN indicator flickers or turns off |
| | | | when RUN switch of basic unit is moved to RUN position |
| 1 | 0.3 | Battery | Changing Procedure |



10.1 Periodic Maintenance

The following table shows the items to be inspected daily or periodically so that the K0J1U is always operated in the best conditions.

General Items

| Inspection item | Inspection | Standard | Remark |
|---------------------|---|---|-----------------------------|
| Ambient temperature | | 0~55°C | |
| Ambient humidity | bient temperature bient humidity bience ration ck | 10% ~ 90% RH | |
| Ambience | | Without dust and corro- sive gases. | Check for dew condensation. |
| Vibration | | 16.7Hz, double ampli- tude 3 mm 2 hr | |
| Shock | | 10g x 3 times in X, Y and Z directions | 1 |


Control Unit

| No. | Inspection Item | Inspection Method | Standard | Corrective Action |
|-----|--|--|---------------------------------------|---|
| 1 | Voltage | | | |
| | Line voltage | Measure voltage across "POWER 1,2" terminals of basic unit with tester or synchroscope. | AC 115 V ± 15% 50, 60 Hz | Modify supply power circuit so that it becomes within the range of specifica- tion. |
| 2 | Unit mounting condition | | · · · · · · · · · · · · · · · · · · · | · · · · · · · · · · · · · · · · · · · |
| | 1 Looseness or rattle | Retighten. | Unit should be mounted firmly. | Retighten unit fix- ing screws. |
| - | Adhesion of dust or foreign materials | Visual inspection. | Free of dust or foreign materials | Remove and clean. |
| 3 | Connecting condition | | | |
| - | 1 Loose terminal screw | Retighten. | Screws should not be loose. | Retighten. |
| | Solderless termi- nals too close | Visual inspection. | Provide proper space. | Correct. |
| | 3 Loose connector | Retighten. | Connectors should not be loose. | Retighten. |
| | Loose screws for wiring I/O devices | Retighten. | Screws should not be loose. | Retighten. |
| 4 | Battery | (1) Check how many years have passed since data of manu- facture. | (1) Within 5 years. battery. | Change iwith spare. |
| | | (2) Make sure that M254 battery capacity reduction signal is not on. | (2) M254 should not be on. | |
| 5 | Fuse | If fuse is not melted off, change periodically because element may be worn due to rush cur- rent. | (Preventive maintenance) | Change. |
| 6 | IC | Make sure that IC inserted in socket is set firmly. | IC should be set firmly. | Set firmly. |




10.2 Checking Procedure during Abnormal Condition

10.2.1 In case POWER indicator of basic unit is off




10.2.2 In case input signal fails to turn on while input device has turned on





MELSEG-K

10.2.3 In case external output load fails to turn on while output signal has turned on



114






115



10.3 Battery Changing Procedure

The battery for memory backup which is used for the KOJ1U gives alarm (M254) when the battery voltage (capacity) reduces. Please change the battery within one month after this alarm is given.

• When the battery abnormal relay M254 turns on



- *1 When the battery is changed, the time from when the power is turned off and the battery is changed to when the power is turned on again should be within 10 minutes. If it exceeds 10 minutes, enough care should be taken because the contents of program and latch function will be cleared.
- The guides of preventive maintenance are as follows:
 - 1) When the battery is guaranteed within 5 years and the total power cut time is less than 300 days (7200 hours), change the battery in 4 to 5 years.
 - 2) When the battery is guaranteed within 5 years and the total power cut time has exceeded 300 days (7200 hours), calculate the day when the total power cut time will exceed 7200 hours, in terms of the operating hours during one day or one week and also the power cut time, thus obtaining the time to change the battery.
- Example: If the operating time is 10 hours a day (i.e. power is stopped for 14 hours a day) and the power is stopped for 2 days (i.e. 24 hours) a week,

14 hours x 5 = 70 hours 24 hours x 2 = 48 hours 7200 hours/(70 + 48) hours = 61 weeks 61 weeks x 7 days/30 days = approx. 14 months

Therefore, change the battery every 14 months.

CAUTION

Since the printed circuit boards inside the KOJ1U are mounted with the electronic parts which will be adversely affected by static electricity, handle the printed circuit board as described below when they are handled directly.

(1) Ground human body and work bench.

(2) Do not touch directly the conductive area of printed circuit board and the electrical parts.

ΜΕΜΟ

| | | | - | | |
|---------------------------------------|--|--|---------------------------------------|---------|--|
| | | | | | |
| | | | | | |
| | : | | | | |
| <u></u> | · · · · | | | | |
| | | · · · | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| · · · · · · · · · · · · · · · · · · · | | | | ····· | |
| | · · · · · · · · · · · · · · · · · · · | | | | <u>. </u> |
| | | | | | |
| <u> </u> | | | · · · · · · · · · · · · · · · · · · · | | |
| | | | | | |
| | | | | | |
| · · · · · · · · · · · · · · · · · · · | | | | | |
| | | | | | |
| | ······································ | · · | · · · · · · · · · · · · · · · · · · · | | |
| | | | | | |
| | | | | <u></u> | |
| | | · | | | - |
| | | | | | |
| | | ······································ | | | |
| · | | | · · · | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | · · · · · · · · · · · · · · · · · · · | · · · · · · · · · · · · · · · · · · · | <u></u> | | |
| | | | | | |
| | • | | | | |
| | | · · · · · · · · · · · · · · · · · · · | | | |
| | | | | | |
| | ··· <u>····</u> ····· | | | | |
| | · · · · · · · · · · · · · · · · · · · | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| r. | | | | | |
| | | | | | |
| | | | | | |



HEAD OFFICE MITSUBISHI DENKI BLDG MARUNOUCHI TOKYO 100 TELEX J24532 CABLE MELCO TOKYO

ξ.

Â